� ��m;8c( +b�,motorola,xyboard-mz617ti,omap4430ti,omap4 +7Motorola Xyboard MZ617chosenB=/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0aliases?I/ocp/interconnect@48000000/segment@0/target-module@70000/i2c@0?N/ocp/interconnect@48000000/segment@0/target-module@72000/i2c@0?S/ocp/interconnect@48000000/segment@0/target-module@60000/i2c@0EX/ocp/interconnect@48000000/segment@200000/target-module@150000/i2c@0?]/ocp/interconnect@48000000/segment@0/target-module@9c000/mmc@0?b/ocp/interconnect@48000000/segment@0/target-module@b4000/mmc@0?g/ocp/interconnect@48000000/segment@0/target-module@ad000/mmc@0?l/ocp/interconnect@48000000/segment@0/target-module@d1000/mmc@0?q/ocp/interconnect@48000000/segment@0/target-module@d5000/mmc@0Bv/ocp/interconnect@48000000/segment@0/target-module@6a000/serial@0B~/ocp/interconnect@48000000/segment@0/target-module@6c000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@6e000/serial@0 �/ocp/dsp�/ocp/ipu@55020000 �/connectorcpus+cpu@0arm,cortex-a9�cpu����cpu���(����� '�O� 5�a��O���cpu@1arm,cortex-a9�cpu��sram@40304000 mmio-sram�@0@��interrupt-controller@48241000arm,cortex-a9-gic,�H$H$ cache-controller@48242000arm,pl310-cache�H$ =Klocal-timer@48240600arm,cortex-a9-twd-timer��H$  W  interrupt-controller@48281000ti,omap4-wugen-mpu,�H( ocpsimple-pm-busb$� +pl3-noc@44000000ti,omap4-l3-noc�DD� EW  interconnect@4a300000ti,omap4-l4-wkupsimple-pm-busb  � �fck�J0J0J0 waplaia0+$pJ0J1J2segment@0simple-pm-bus+�p`` ������@@PP����target-module@4000ti,sysc-omap2ti,sysc�@@ wrevsysc� � 0�fck+ p@counter@0ti,omap-counter32k� target-module@6000ti,sysc-omap4ti,sysc�`wrev+ p` prm@0ti,omap4-prmsimple-bus�  W + p clocks+sys_clkin_ck@110� ti,mux-clock �sys_clkin_ck� ��abe_dpll_bypass_clk_mux_ck@108� ti,mux-clock�abe_dpll_bypass_clk_mux_ck���9abe_dpll_refclk_mux_ck@10c� ti,mux-clock�abe_dpll_refclk_mux_ck�� 8dbgclk_mux_ck�fixed-factor-clock�dbgclk_mux_ck���l4_wkup_clk_mux_ck@108� ti,mux-clock�l4_wkup_clk_mux_ck��syc_clk_div_ck@100�ti,divider-clock�syc_clk_div_ck����usim_ck@1858�ti,divider-clock�usim_ck���X�usim_fclk@1858�ti,gate-clock �usim_fclk���Xtrace_clk_div_ck�ti,clkdm-gate-clock�trace_clk_div_ck �bandgap_fclk@1888�ti,gate-clock �bandgap_fclk����clockdomainsemu_sys_clkdmti,clockdomain�emu_sys_clkdm�l4_wkup_cm@1800 ti,omap4-cm �l4_wkup_cm�+ pclk@20 ti,clkctrl�l4_wkup_clkctrl� \� emu_sys_cm@1a00 ti,omap4-cm �emu_sys_cm�+ pclk@20 ti,clkctrl�emu_sys_clkctrl� �prm@300#ti,omap4-prm-instti,omap-prm-inst���prm@400#ti,omap4-prm-instti,omap-prm-inst��cprm@500#ti,omap4-prm-instti,omap-prm-inst���prm@600#ti,omap4-prm-instti,omap-prm-inst��prm@700#ti,omap4-prm-instti,omap-prm-inst��4prm@f00#ti,omap4-prm-instti,omap-prm-inst���prm@1000#ti,omap4-prm-instti,omap-prm-inst���prm@1100#ti,omap4-prm-instti,omap-prm-inst�@��prm@1200#ti,omap4-prm-instti,omap-prm-inst���prm@1300#ti,omap4-prm-instti,omap-prm-inst��prm@1400#ti,omap4-prm-instti,omap-prm-inst��prm@1600#ti,omap4-prm-instti,omap-prm-inst��prm@1700#ti,omap4-prm-instti,omap-prm-inst�� prm@1900#ti,omap4-prm-instti,omap-prm-inst���prm@1b00#ti,omap4-prm-instti,omap-prm-inst�@target-module@a000ti,sysc-omap4ti,sysc��wrev+ p�scrm@0ti,omap4-scrm� clocks+auxclk0_src_gate_ck@310� ti,composite-no-wait-gate-clock�auxclk0_src_gate_ck���auxclk0_src_mux_ck@310�ti,composite-mux-clock�auxclk0_src_mux_ck ���auxclk0_src_ck�ti,composite-clock�auxclk0_src_ck�auxclk0_ck@310�ti,divider-clock �auxclk0_ck����.auxclk1_src_gate_ck@314� ti,composite-no-wait-gate-clock�auxclk1_src_gate_ck���auxclk1_src_mux_ck@314�ti,composite-mux-clock�auxclk1_src_mux_ck ��� auxclk1_src_ck�ti,composite-clock�auxclk1_src_ck� !auxclk1_ck@314�ti,divider-clock �auxclk1_ck�!���/auxclk2_src_gate_ck@318� ti,composite-no-wait-gate-clock�auxclk2_src_gate_ck���"auxclk2_src_mux_ck@318�ti,composite-mux-clock�auxclk2_src_mux_ck ���#auxclk2_src_ck�ti,composite-clock�auxclk2_src_ck�"#$auxclk2_ck@318�ti,divider-clock �auxclk2_ck�$���0auxclk3_src_gate_ck@31c� ti,composite-no-wait-gate-clock�auxclk3_src_gate_ck���%auxclk3_src_mux_ck@31c�ti,composite-mux-clock�auxclk3_src_mux_ck ���&auxclk3_src_ck�ti,composite-clock�auxclk3_src_ck�%&'auxclk3_ck@31c�ti,divider-clock �auxclk3_ck�'���1auxclk4_src_gate_ck@320� ti,composite-no-wait-gate-clock�auxclk4_src_gate_ck��� (auxclk4_src_mux_ck@320�ti,composite-mux-clock�auxclk4_src_mux_ck ��� )auxclk4_src_ck�ti,composite-clock�auxclk4_src_ck�()*auxclk4_ck@320�ti,divider-clock �auxclk4_ck�*��� 2auxclk5_src_gate_ck@324� ti,composite-no-wait-gate-clock�auxclk5_src_gate_ck���$+auxclk5_src_mux_ck@324�ti,composite-mux-clock�auxclk5_src_mux_ck ���$,auxclk5_src_ck�ti,composite-clock�auxclk5_src_ck�+,-auxclk5_ck@324�ti,divider-clock �auxclk5_ck�-���$3auxclkreq0_ck@210� ti,mux-clock�auxclkreq0_ck�./0123��auxclkreq1_ck@214� ti,mux-clock�auxclkreq1_ck�./0123��auxclkreq2_ck@218� ti,mux-clock�auxclkreq2_ck�./0123��auxclkreq3_ck@21c� ti,mux-clock�auxclkreq3_ck�./0123��auxclkreq4_ck@220� ti,mux-clock�auxclkreq4_ck�./0123�� auxclkreq5_ck@224� ti,mux-clock�auxclkreq5_ck�./0123��$clockdomainstarget-module@c000ti,sysc-omap4ti,sysc��� wrevsysc�+ p�scm@c000ti,omap4-scm-wkup��segment@10000simple-pm-bus+xp@@PP������������target-module@0ti,sysc-omap2ti,sysc�wrevsyscsyss �-�   �fckdbclk+ pgpio@0ti,omap4-gpio� W:L\,ttarget-module@4000ti,sysc-omap2ti,sysc�@@@wrevsyscsyss "�- � �fck+ p@wdt@0ti,omap4-wdtti,omap3-wdt�� WPtarget-module@8000ti,sysc-omap2-timerti,sysc����wrevsyscsyss ' �- � �fck+ p�h|timer@0ti,omap3430-timer��� �fcktimer_sys_ck W%� � �target-module@c000ti,sysc-omap2ti,sysc����wrevsyscsyss ' �- � X�fck+ p�keypad@0ti,omap4-keypad�� Wxwmpu���srtarget-module@e000ti,sysc-omap4ti,sysc��� wrevsysc�+ p�pinmux@40 ti,omap4-padconfpinctrl-single�@8+�,��usb-gpio-mux-sel2-pins7 |segment@20000simple-pm-bus+�p``��  00@@PPpp����target-module@0ti,sysc Kdisabled+ ptarget-module@2000ti,sysc Kdisabled+ p target-module@4000ti,sysc Kdisabled+ p@target-module@6000ti,sysc Kdisabled+0p`p �0�interconnect@4a000000ti,omap4-l4-cfgsimple-pm-busb4 �5�fck�JJJ waplaia0+TpJJJJ J (J(0J0segment@0simple-pm-bus+�p 00@@PP``pp����@  00�� ��``pp�� @@PPtarget-module@2000ti,sysc-omap4ti,sysc�   wrevsysc�+ p scm@0ti,omap4-scm-coresimple-bus�+ pscm_conf@0syscon�+�control-phy@300ti,control-phy-usb2�wpowerfcontrol-phy@33cti,control-phy-otghs�<wotghs_controletarget-module@4000ti,sysc-omap4ti,sysc�@wrev+ p@cm1@0ti,omap4-cm1simple-bus� + p clocks+extalt_clkin_ck� fixed-clock�extalt_clkin_ckR�D�pad_clks_src_ck� fixed-clock�pad_clks_src_ckR�6pad_clks_ck@108�ti,gate-clock �pad_clks_ck�6��pad_slimbus_core_clks_ck� fixed-clock�pad_slimbus_core_clks_ckR�secure_32k_clk_src_ck� fixed-clock�secure_32k_clk_src_ckR�slimbus_src_clk� fixed-clock�slimbus_src_clkR�7slimbus_clk@108�ti,gate-clock �slimbus_clk�7� �sys_32k_ck� fixed-clock �sys_32k_ckR�virt_12000000_ck� fixed-clock�virt_12000000_ckR� virt_13000000_ck� fixed-clock�virt_13000000_ckR�]@ virt_16800000_ck� fixed-clock�virt_16800000_ckRYvirt_19200000_ck� fixed-clock�virt_19200000_ckR$�virt_26000000_ck� fixed-clock�virt_26000000_ckR���virt_27000000_ck� fixed-clock�virt_27000000_ckR���virt_38400000_ck� fixed-clock�virt_38400000_ckRI�tie_low_clock_ck� fixed-clock�tie_low_clock_ckRutmi_phy_clkout_ck� fixed-clock�utmi_phy_clkout_ckR��xclk60mhsp1_ck� fixed-clock�xclk60mhsp1_ckR��`xclk60mhsp2_ck� fixed-clock�xclk60mhsp2_ckR��axclk60motg_ck� fixed-clock�xclk60motg_ckR��dpll_abe_ck@1e0�ti,omap4-dpll-m4xen-clock �dpll_abe_ck�89�����:dpll_abe_x2_ck@1f0�ti,omap4-dpll-x2-clock�dpll_abe_x2_ck�:��;dpll_abe_m2x2_ck@1f0�ti,divider-clock�dpll_abe_m2x2_ck�;�b���t<abe_24m_fclk�fixed-factor-clock �abe_24m_fclk�<��abe_clk@108�ti,divider-clock�abe_clk�<���dpll_abe_m3x2_ck@1f4�ti,divider-clock�dpll_abe_m3x2_ck�;�b���t=core_hsd_byp_clk_mux_ck@12c� ti,mux-clock�core_hsd_byp_clk_mux_ck�=��,>dpll_core_ck@120�ti,omap4-dpll-core-clock �dpll_core_ck�>� $,(?dpll_core_x2_ck�ti,omap4-dpll-x2-clock�dpll_core_x2_ck�?@dpll_core_m6x2_ck@140�ti,divider-clock�dpll_core_m6x2_ck�@�b�@�tdpll_core_m2_ck@130�ti,divider-clock�dpll_core_m2_ck�?�b�0�tAddrphy_ck�fixed-factor-clock �ddrphy_ck�A��dpll_core_m5x2_ck@13c�ti,divider-clock�dpll_core_m5x2_ck�@�b�<�tBdiv_core_ck@100�ti,divider-clock �div_core_ck�B��Mdiv_iva_hs_clk@1dc�ti,divider-clock�div_iva_hs_clk�B����Fdiv_mpu_hs_clk@19c�ti,divider-clock�div_mpu_hs_clk�B����Ldpll_core_m4x2_ck@138�ti,divider-clock�dpll_core_m4x2_ck�@�b�8�tCdll_clk_div_ck�fixed-factor-clock�dll_clk_div_ck�C��dpll_abe_m2_ck@1f0�ti,divider-clock�dpll_abe_m2_ck�:����Pdpll_core_m3x2_gate_ck@134� ti,composite-no-wait-gate-clock�dpll_core_m3x2_gate_ck�@��4Ddpll_core_m3x2_div_ck@134�ti,composite-divider-clock�dpll_core_m3x2_div_ck�@��4�Edpll_core_m3x2_ck�ti,composite-clock�dpll_core_m3x2_ck�DEdpll_core_m7x2_ck@144�ti,divider-clock�dpll_core_m7x2_ck�@�b�D�tiva_hsd_byp_clk_mux_ck@1ac� ti,mux-clock�iva_hsd_byp_clk_mux_ck�F���Gdpll_iva_ck@1a0�ti,omap4-dpll-clock �dpll_iva_ck�G������H�7��Hdpll_iva_x2_ck�ti,omap4-dpll-x2-clock�dpll_iva_x2_ck�HIdpll_iva_m4x2_ck@1b8�ti,divider-clock�dpll_iva_m4x2_ck�I�b���t�J��~Jdpll_iva_m5x2_ck@1bc�ti,divider-clock�dpll_iva_m5x2_ck�I�b���t�K��] Kdpll_mpu_ck@160�ti,omap4-dpll-clock �dpll_mpu_ck�L�`dlhdpll_mpu_m2_ck@170�ti,divider-clock�dpll_mpu_m2_ck��b�p�tper_hs_clk_div_ck�fixed-factor-clock�per_hs_clk_div_ck�=��Qusb_hs_clk_div_ck�fixed-factor-clock�usb_hs_clk_div_ck�=��Wl3_div_ck@100�ti,divider-clock �l3_div_ck�M���Nl4_div_ck@100�ti,divider-clock �l4_div_ck�N���lp_clk_div_ck�fixed-factor-clock�lp_clk_div_ck�<��mpu_periphclk�fixed-factor-clock�mpu_periphclk���ocp_abe_iclk@528�ti,divider-clock �ocp_abe_iclk �O��(�per_abe_24m_fclk�fixed-factor-clock�per_abe_24m_fclk�P��dummy_ck� fixed-clock �dummy_ckRclockdomainsmpuss_cm@300 ti,omap4-cm �mpuss_cm�+ pclk@20 ti,clkctrl�mpuss_clkctrl� ��tesla_cm@400 ti,omap4-cm �tesla_cm�+ pclk@20 ti,clkctrl�tesla_clkctrl� �babe_cm@500 ti,omap4-cm�abe_cm�+ pclk@20 ti,clkctrl �abe_clkctrl� l�Otarget-module@8000ti,sysc-omap4ti,sysc��wrev+ p� cm2@0ti,omap4-cm2simple-bus� + p clocks+per_hsd_byp_clk_mux_ck@14c� ti,mux-clock�per_hsd_byp_clk_mux_ck�Q��LRdpll_per_ck@140�ti,omap4-dpll-clock �dpll_per_ck�R�@DLHSdpll_per_m2_ck@150�ti,divider-clock�dpll_per_m2_ck�S��P�[dpll_per_x2_ck@150�ti,omap4-dpll-x2-clock�dpll_per_x2_ck�S�PTdpll_per_m2x2_ck@150�ti,divider-clock�dpll_per_m2x2_ck�T�b�P�tZdpll_per_m3x2_gate_ck@154� ti,composite-no-wait-gate-clock�dpll_per_m3x2_gate_ck�T��TUdpll_per_m3x2_div_ck@154�ti,composite-divider-clock�dpll_per_m3x2_div_ck�T��T�Vdpll_per_m3x2_ck�ti,composite-clock�dpll_per_m3x2_ck�UVdpll_per_m4x2_ck@158�ti,divider-clock�dpll_per_m4x2_ck�T�b�X�tdpll_per_m5x2_ck@15c�ti,divider-clock�dpll_per_m5x2_ck�T�b�\�tdpll_per_m6x2_ck@160�ti,divider-clock�dpll_per_m6x2_ck�T�b�`�tYdpll_per_m7x2_ck@164�ti,divider-clock�dpll_per_m7x2_ck�T�b�d�t�dpll_usb_ck@180�ti,omap4-dpll-j-type-clock �dpll_usb_ck�W�����Xdpll_usb_clkdcoldo_ck@1b4�ti,fixed-factor-clock�dpll_usb_clkdcoldo_ck�X�b���tdpll_usb_m2_ck@190�ti,divider-clock�dpll_usb_m2_ck�X�b���t\ducati_clk_mux_ck@100� ti,mux-clock�ducati_clk_mux_ck�MY�func_12m_fclk�fixed-factor-clock�func_12m_fclk�Z��func_24m_clk�fixed-factor-clock �func_24m_clk�[��func_24mc_fclk�fixed-factor-clock�func_24mc_fclk�Z��func_48m_fclk@108�ti,divider-clock�func_48m_fclk�Z��func_48mc_fclk�fixed-factor-clock�func_48mc_fclk�Z��func_64m_fclk@108�ti,divider-clock�func_64m_fclk���func_96m_fclk@108�ti,divider-clock�func_96m_fclk�Z��init_60m_fclk@104�ti,divider-clock�init_60m_fclk�\��_per_abe_nc_fclk@108�ti,divider-clock�per_abe_nc_fclk�P��usb_phy_cm_clk32k@640�ti,gate-clock�usb_phy_cm_clk32k���@gclockdomainsl3_init_clkdmti,clockdomain�l3_init_clkdm�Xl4_ao_cm@600 ti,omap4-cm �l4_ao_cm�+ pclk@20 ti,clkctrl�l4_ao_clkctrl� �il3_1_cm@700 ti,omap4-cm�l3_1_cm�+ pclk@20 ti,clkctrl �l3_1_clkctrl� �l3_2_cm@800 ti,omap4-cm�l3_2_cm�+ pclk@20 ti,clkctrl �l3_2_clkctrl� �ducati_cm@900 ti,omap4-cm �ducati_cm� + p clk@20 ti,clkctrl�ducati_clkctrl� ��l3_dma_cm@a00 ti,omap4-cm �l3_dma_cm� + p clk@20 ti,clkctrl�l3_dma_clkctrl� �]l3_emif_cm@b00 ti,omap4-cm �l3_emif_cm� + p clk@20 ti,clkctrl�l3_emif_clkctrl� ��d2d_cm@c00 ti,omap4-cm�d2d_cm� + p clk@20 ti,clkctrl �d2d_clkctrl� �hl4_cfg_cm@d00 ti,omap4-cm �l4_cfg_cm� + p clk@20 ti,clkctrl�l4_cfg_clkctrl� �5l3_instr_cm@e00 ti,omap4-cm �l3_instr_cm�+ pclk@20 ti,clkctrl�l3_instr_clkctrl� $� ivahd_cm@f00 ti,omap4-cm �ivahd_cm�+ pclk@20 ti,clkctrl�ivahd_clkctrl� ��iss_cm@1000 ti,omap4-cm�iss_cm�+ pclk@20 ti,clkctrl �iss_clkctrl� �kl3_dss_cm@1100 ti,omap4-cm �l3_dss_cm�+ pclk@20 ti,clkctrl�l3_dss_clkctrl� ��l3_gfx_cm@1200 ti,omap4-cm �l3_gfx_cm�+ pclk@20 ti,clkctrl�l3_gfx_clkctrl� ��l3_init_cm@1300 ti,omap4-cm �l3_init_cm�+ pclk@20 ti,clkctrl�l3_init_clkctrl� ��^clock@1400 ti,omap4-cm �l4_per_cm�+ pclock@20 ti,clkctrl�l4_per_clkctrl� D�lclock@1a0 ti,clkctrl�l4_secure_clkctrl��<�rtarget-module@56000ti,sysc-omap2ti,sysc�``,`(wrevsyscsyss # � �- �]�fck+ p`dma-controller@0ti,omap4430-sdmati,omap-sdma�0W  �� �starget-module@58000ti,sysc-omap2ti,sysc����wrevsyscsyss #��- �^�fck+ p�Phsi@0 ti,omap4-hsi�@Pwsysgdd �^�hsi_fck WGgdd_mpu+ p@hsi-port@2000ti,omap4-hsi-port� (wtxrx WChsi-port@3000ti,omap4-hsi-port�08wtxrx WDtarget-module@5e000ti,sysc Kdisabled+ p� target-module@62000ti,sysc-omap2ti,sysc�   wrevsyscsyss  � �^H�fck+ p usbhstll@0 ti,usbhs-tll� WNtarget-module@64000ti,sysc-omap4ti,sysc�@@@wrevsyscsyss �� �^8�fck+ p@usbhshost@0ti,usbhs-host�+ p �_`a3�refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2ohci@800ti,ohci-omap3� WLehci@c00 ti,ehci-omap�  WMtarget-module@66000ti,sysc-omap2ti,sysc�```wrevsyscsyss  � �b�fckbc,c3rstctrl+ p`mmu@0ti,omap4-iommu� W?�segment@80000simple-pm-bus+p� �� �� �� �� �� �@@PP``pp` `p p� �� �� �� �� �� �� �� �target-module@29000ti,sysc Kdisabled+ p�target-module@2b000ti,sysc-omap2ti,sysc����wrevsyscsyss  ��- �^@�fck+ p�usb_otg_hs@0ti,omap4-musb��W\]mcdmaLdTd Yusb2-phycnv e����target-module@2d000ti,sysc-omap2ti,sysc����wrevsyscsyss  �- �^��fck+ p�ocp2scp@0ti,omap-ocp2scp�+ pusb2phy@80 ti,omap-usb2��Xf�g�wkupclk�dtarget-module@36000ti,sysc-omap2ti,sysc�```wrevsyscsyss �- �h�fck+ p`target-module@4d000ti,sysc-omap2ti,sysc����wrevsyscsyss �- �h�fck+ p�target-module@59000ti,sysc-omap4-srti,sysc��8wsysc � �i�fck+ p�smartreflex@0ti,omap4-smartreflex-mpu�� Wtarget-module@5b000ti,sysc-omap4-srti,sysc��8wsysc � �i�fck+ p�smartreflex@0ti,omap4-smartreflex-iva�� Wftarget-module@5d000ti,sysc-omap4-srti,sysc��8wsysc � �i�fck+ p�smartreflex@0ti,omap4-smartreflex-core�� Wtarget-module@60000ti,sysc Kdisabled+ ptarget-module@74000ti,sysc-omap4ti,sysc�@@ wrevsysc  � �5�fck+ p@mailbox@0ti,omap4-mailbox� W����mbox-ipu � ��mbox-dsp � ��target-module@76000ti,sysc-omap2ti,sysc�```wrevsyscsyss  �- �5�fck+ p`spinlock@0ti,omap4-hwspinlock��segment@100000simple-pm-bus+`p  00��������target-module@0ti,sysc-omap4ti,sysc� wrevsysc�+ ppinmux@40 ti,omap4-padconfpinctrl-single�@�+�,��mhdmi-hpd-pins7X�dss-hdmi-pins7Z\^�mmc3-pins87N�������poweroff-pins74�tmp105-irq-pins7Nqusb-gpio-mux-sel1-pins7H{usb-ulpi-pinsp7VXrtvxz|~�����}usb-utmi-pinsp7VXrtvxz|~�����~uart1-pins 7���nuart3-pinsp7VXrtvxz|~�����uart4-pins 7��omcbsp2-pins 7�����mcbsp3-pins 7�����omap4_padconf_global@5a0sysconsimple-bus��p+ p�pjpbias_regulator@60ti,pbias-omap4ti,pbias-omap�`jpbias_mmc_omap4 pbias_mmc_omap4w@2-���target-module@2000ti,sysc Kdisabled+ p target-module@8000ti,sysc Kdisabled+ p�target-module@a000ti,sysc-omap4ti,sysc��� wrevsysc  � �J �k�fck+ p�segment@180000simple-pm-bus+segment@200000simple-pm-bus+hp�!��!�� �� �@ @P P` `p p ! 0!0� �� �!!`!`p!p@!@P!P�!��!�""`"`p"p�"��"��"��"��!��!�target-module@4000ti,sysc Kdisabled+ p@target-module@6000ti,sysc Kdisabled+ p`target-module@a000ti,sysc Kdisabled+ p�target-module@c000ti,sysc Kdisabled+ p�target-module@10000ti,sysc Kdisabled+ ptarget-module@12000ti,sysc Kdisabled+ p target-module@14000ti,sysc Kdisabled+ p@target-module@16000ti,sysc Kdisabled+ p`target-module@18000ti,sysc Kdisabled+ p�target-module@1c000ti,sysc Kdisabled+ p�target-module@1e000ti,sysc Kdisabled+ p�target-module@20000ti,sysc Kdisabled+ ptarget-module@26000ti,sysc Kdisabled+ p`target-module@28000ti,sysc Kdisabled+ p�target-module@2a000ti,sysc Kdisabled+ p�segment@280000simple-pm-bus+segment@300000simple-pm-bus+�p042@@2@ `2`p2p�2��2�3�2� �2�@target-module@0ti,sysc Kdisabled+xp@@@ ``pp������ ��@interconnect@48000000ti,omap4-l4-persimple-pm-busb �l��fck0�HHHHHHwaplaia0ia1ia2ia3+pH H segment@0simple-pm-bus+�p  00@@PP``pp����PP``pp��������������������������  00 ` ` p p``pp����``pp����    � � � � � � � � � � � � � � � �  @ @ ` ` � �@ � � � � � �  0 0 @ @ P P � � � � � � � �    P P ` `  0 0 P Ptarget-module@20000ti,sysc-omap2ti,sysc�PTXwrevsyscsyss �- �l0�fck+ pserial@0ti,omap4-uart� WJR�l[Jm|o�target-module@32000ti,sysc-omap2-timerti,sysc�   wrevsyscsyss ' �- �l�fck+ p timer@0ti,omap3430-timer���l�fcktimer_sys_ck W&target-module@34000ti,sysc-omap4-timerti,sysc�@@ wrevsysc � �l �fck+ p@timer@0ti,omap4430-timer���l �fcktimer_sys_ck W'target-module@36000ti,sysc-omap4-timerti,sysc�`` wrevsysc � �l(�fck+ p`timer@0ti,omap4430-timer���l(�fcktimer_sys_ck W(target-module@3e000ti,sysc-omap4-timerti,sysc��� wrevsysc � �l0�fck+ p�timer@0ti,omap4430-timer���l0�fcktimer_sys_ck W-�target-module@40000ti,sysc Kdisabled+ ptarget-module@55000ti,sysc-omap2ti,sysc�PPQwrevsyscsyss �-�l@l@ �fckdbclk+ pPgpio@0ti,omap4-gpio� WL\,�target-module@57000ti,sysc-omap2ti,sysc�ppqwrevsyscsyss �-�lHlH �fckdbclk+ ppgpio@0ti,omap4-gpio� WL\,xtarget-module@59000ti,sysc-omap2ti,sysc����wrevsyscsyss �-�lPlP �fckdbclk+ p�gpio@0ti,omap4-gpio� W L\,�target-module@5b000ti,sysc-omap2ti,sysc����wrevsyscsyss �-�lXlX �fckdbclk+ p�gpio@0ti,omap4-gpio� W!L\,target-module@5d000ti,sysc-omap2ti,sysc����wrevsyscsyss �-�l`l` �fckdbclk+ p�gpio@0ti,omap4-gpio� W"L\,ptarget-module@60000ti,sysc-omap2ti,sysc��wrevsyscsyss �- �l��fck+ pi2c@0 ti,omap4-i2c� W=+target-module@6a000ti,sysc-omap2ti,sysc��P�T�Xwrevsyscsyss �- �l �fck+ p�serial@0ti,omap4-uart� WHR�l�default�n[Hm���target-module@6c000ti,sysc-omap2ti,sysc��P�T�Xwrevsyscsyss �- �l(�fck+ p�serial@0ti,omap4-uart� WIR�ltarget-module@6e000ti,sysc-omap2ti,sysc��P�T�Xwrevsyscsyss �- �l8�fck+ p�serial@0ti,omap4-uart� WFR�l�default�obluetooth ti,wl1285-st �p�8@target-module@70000ti,sysc-omap2ti,sysc��wrevsyscsyss �- �l��fck+ pi2c@0 ti,omap4-i2c� W8+tmp105@48 ti,tmp105�H�q�default[pmN irqwakeup�target-module@72000ti,sysc-omap2ti,sysc�   �wrevsyscsyss �- �l��fck+ p i2c@0 ti,omap4-i2c� W9+target-module@76000ti,sysc-omap4ti,sysc�`` wrevsysc � �l�fck+ p`target-module@78000ti,sysc-omap2ti,sysc����wrevsyscsyss  �- �l8�fck+ p�elm@0ti,am3352-elm�  W Kdisabledtarget-module@86000ti,sysc-omap2-timerti,sysc�```wrevsyscsyss ' �- �l�fck+ p`timer@0ti,omap3430-timer���l�fcktimer_sys_ck W.�target-module@88000ti,sysc-omap4-timerti,sysc��� wrevsysc � �l�fck+ p�timer@0ti,omap4430-timer���l�fcktimer_sys_ck W/�target-module@90000ti,sysc-omap2ti,sysc� � � wrevsysc � �r �fck+ p  Kdisabledrng@0 ti,omap4-rng�  W4target-module@96000ti,sysc-omap2ti,sysc� `�wsysc  � �l��fck+ p `mcbsp@0ti,omap4-mcbsp��wmpu �l��fck Wcommon���ss �txrx Kdisabledtarget-module@98000ti,sysc-omap4ti,sysc� � � wrevsysc � �l��fck+ p �spi@0ti,omap4-mcspi� WA+ @�s#s$s%s&s's(s)s* �tx0rx0tx1rx1tx2rx2tx3rx3pmic@0motorola,cpcapst,6556002� tW,+�|)5>uadcmotorola,mapphone-cpcap-adc [uadcdoneGvbatterymotorola,cpcap-batteryH[uuuuu6u9+eollowbphlowbplchrgcurr1battdetbcccal Yvvvv ebattdetbbattpchg_isensebattivwcharger motorola,mapphone-cpcap-chargerl[u u uuuuuuu6Tchrg_detrvrs_chrgchrg_se1bse0connrvrs_modechrgcurr2chrgcurr1vbusvldbattdetb�xx(Yvvvvv%ebattdetbbattpvbuschg_isensebattiwregulator"motorola,mapphone-cpcap-regulatorregulatorsSW5M�2M���P��VCAM,@ 2,@ ��VCSIw@2w@���VDACw@2w@���VDIG�82�8��VFUSE�`20���VHVIO*W�2*W����VSDIO,@ 2,@ ���VPLLO�2w@�dVRF1*W�2*W���VRF2*W�2*W���VRFREF&%�2*W��dVWLAN1w@2����VWLAN2-��2-����VSIMw@2,@ ��VSIMCARDw@2,@ ���VVIB� 2-����VUSB2Z�22Z����VAUDIO*W�2*W����audio-codec�port@0endpoint�y�port@1endpoint�z�rtcmotorola,cpcap-rtc uW'buttonmotorola,cpcap-pwrbuttonWphy motorola,mapphone-cpcap-usb-phy�{| }~�defaultulpiutmiuart�l[uuuuuuuu1u0=id_groundid_floatse0connvbusvldsessvldsessendse1dmdp��tYvvevbusid(�led-redmotorola,cpcap-led-red4�?status-led:redled-greenmotorola,cpcap-led-green4�?status-led:greenled-bluemotorola,cpcap-led-blue4�?status-led:blueled-adlmotorola,cpcap-led-adl4�?button-backlightled-cpmotorola,cpcap-led-cp4�?shift-key-lighttarget-module@9a000ti,sysc-omap4ti,sysc� � � wrevsysc � �l��fck+ p �spi@0ti,omap4-mcspi� WB+  �s+s,s-s.�tx0rx0tx1rx1target-module@9c000ti,sysc-omap4ti,sysc� � � wrevsysc �� �^�fck+ p �mmc@0ti,omap4-hsmmc� WSER�s=s>�txrxi�v�� �ptarget-module@9e000ti,sysc Kdisabled+ p �target-module@a2000ti,sysc Kdisabled+ p target-module@a4000ti,sysc Kdisabled+p @ Ptarget-module@a5000ti,sysc-omap2ti,sysc� P0 P4 P8wrevsyscsyss �- �r�fck+ p Pdes@0 ti,omap4-des�� WR�sust�txrxtarget-module@a8000ti,sysc Kdisabled+ p �@target-module@ad000ti,sysc-omap4ti,sysc� � � wrevsysc �� �l�fck+ p �mmc@0ti,omap4-hsmmc� W^R�sMsN�txrx�default��v�[^m� irqwakeup����+wlcore@2 ti,wl1285�[�mN irqwakeup��������target-module@b0000ti,sysc Kdisabled+ p target-module@b2000ti,sysc-omap2ti,sysc�   wrevsyscsyss -h �lh�fck+ p 1w@0 ti,omap3-1w� W:target-module@b4000ti,sysc-omap4ti,sysc� @ @ wrevsysc �� �^�fck+ p @mmc@0ti,omap4-hsmmc� WVR�s/s0�txrxv���target-module@b8000ti,sysc-omap4ti,sysc� � � wrevsysc � �l��fck+ p �spi@0ti,omap4-mcspi� W[+ �ss�tx0rx0target-module@ba000ti,sysc-omap4ti,sysc� � � wrevsysc � �l��fck+ p �spi@0ti,omap4-mcspi� W0+ �sFsG�tx0rx0target-module@d1000ti,sysc-omap4ti,sysc�   wrevsysc �� �l�fck+ p mmc@0ti,omap4-hsmmc� W`R�s9s:�txrxtarget-module@d5000ti,sysc-omap4ti,sysc� P P wrevsysc �� �l@�fck+ p Pmmc@0ti,omap4-hsmmc� W;R�s;s<�txrxsegment@200000simple-pm-bus+p55target-module@150000ti,sysc-omap2ti,sysc��wrevsyscsyss �- �l��fck+ pi2c@0 ti,omap4-i2c� W>+target-module@48210000ti,sysc-omap4-simpleti,syscb� ���fck+ pH!mpu ti,omap4-mpu�interconnect@40100000ti,omap4-l4-abesimple-pm-bus�@@wlaapb�+p@IIsegment@0simple-pm-bus+0p  00@@PP``pp������������  00����������������      IIIII I I0I0I@I@IPIPI`I`IpIpI�I�I�I�I�I�I�I�I�I�I�I�IIIII I I0I0I�I�I�I�I�I�I�I�I�I�I�I�I�I�I�I�IIIII I I I I I I I III I target-module@22000ti,sysc-omap2ti,sysc� �wsysc  � �O(�fck+p I I mcbsp@0ti,omap4-mcbsp��I �wmpudma �O(�fck Wcommon���s!s"�txrx Kdisabledtarget-module@24000ti,sysc-omap2ti,sysc�@�wsysc  � �O0�fck+p@I@I@mcbsp@0ti,omap4-mcbsp��I@�wmpudma �O0�fck Wcommon���ss�txrxKokay��default��port�endpoint i2s���#�ytarget-module@26000ti,sysc-omap2ti,sysc�`�wsysc  � �O8�fck+p`I`I`mcbsp@0ti,omap4-mcbsp��I`�wmpudma �O8�fck Wcommon���ss�txrxKokay��default��port�endpoint dsp_a�#���ztarget-module@28000ti,sysc-mcaspti,sysc��� wrevsysc � �O �fck+0p�I�I� �I�I�mcasp@0ti,omap4-mcasp-audio� I�wmpudat Wmtx�s�tx �O �fck3; Kdisabledtarget-module@2e000ti,sysc-omap4ti,sysc��� wrevsysc � �O�fck+p�I�I�dmic@0ti,omap4-dmic�I�wmpudma Wr�sC�up_link Kdisabledtarget-module@30000ti,sysc-omap2ti,sysc�wrevsyscsyss "�- �Oh�fck+pIIwdt@0ti,omap4-wdtti,omap3-wdt�� WPtarget-module@32000ti,sysc-omap4ti,sysc�   wrevsysc � �O�fck+p I I  Kdisabledmcpdm@0ti,omap4-mcpdm�I wmpudma Wp�sAsB�up_linkdn_linktarget-module@38000ti,sysc-omap4-timerti,sysc��� wrevsysc � �OH�fck+p�I�I�timer@0ti,omap4430-timer��I���OH��fcktimer_sys_ck W)Ftarget-module@3a000ti,sysc-omap4-timerti,sysc��� wrevsysc � �OP�fck+p�I�I�timer@0ti,omap4430-timer��I���OP��fcktimer_sys_ck W*Ftarget-module@3c000ti,sysc-omap4-timerti,sysc��� wrevsysc � �OX�fck+p�I�I�timer@0ti,omap4430-timer��I���OX��fcktimer_sys_ck W+Ftarget-module@3e000ti,sysc-omap4-timerti,sysc��� wrevsysc � �O`�fck+p�I�I�timer@0ti,omap4430-timer��I���O`��fcktimer_sys_ck W,�Ftarget-module@80000ti,sysc Kdisabled+pIItarget-module@a0000ti,sysc Kdisabled+p I I target-module@c0000ti,sysc Kdisabled+p I I target-module@f1000ti,sysc-omap4ti,sysc� wrevsysc� � �O�fck+pIItarget-module@50000000ti,sysc-omap2ti,sysc�PPPwrevsyscsyss �-S ��fck+pPP@gpmc@50000000ti,omap4430-gpmc�P+ W�s�rxtxfr�N�fck,L\target-module@52000000ti,sysc-omap4ti,sysc�RR wrevsysc ��Jb� �k�fck+ pRtarget-module@54000000ti,sysc-omap4-simpleti,syscb� ��fck+ pTpmuarm,cortex-a9-pmutarget-module@55082000ti,sysc-omap2ti,sysc�U U U wrevsyscsyss �  ���fck,43rstctrl pU +mmu@0ti,omap4-iommu� Wd?��target-module@4012c000ti,sysc-omap4ti,sysc�@�@� wrevsysc � �O@�fck+p@�I�I�target-module@4e000000ti,sysc-omap2ti,sysc�NN wrevsysc � pN+dmm@0 ti,omap4-dmm� Wqtarget-module@4c000000ti,sysc-omap4-simpleti,sysc�Lwrev ���fck|+ pLemif@0 ti,emif-4d� Wn����target-module@4d000000ti,sysc-omap4-simpleti,sysc�Mwrev ���fck|+ pMemif@0 ti,emif-4d� Wo����dsp ti,omap4-dsp ����,c �b�omap4-dsp-fw.xe64T �� Kdisabledipu@55020000 ti,omap4-ipu�Uwl2ram��,44 ���omap4-ipu-fw.xem3 �� Kdisabledtarget-module@4b501000ti,sysc-omap2ti,sysc�KP�KP�KP�wrevsyscsyss �- �r�fck+ pKPaes@0 ti,omap4-aes�� WU�sosn�txrxtarget-module@4b701000ti,sysc-omap2ti,sysc�Kp�Kp�Kp�wrevsyscsyss �- �r�fck+ pKpaes@0 ti,omap4-aes�� W@�srsq�txrxtarget-module@4b100000ti,sysc-omap3-shamti,sysc�KKKwrevsyscsyss  �- �r(�fck+ pKsham@0ti,omap4-sham� W3�sw�rxregulator-abb-mpu ti,abb-v2 abb_mpu+ �� "2 3Kokay�J0{�J0`wbase-addressint-addressx C��O���1�regulator-abb-iva ti,abb-v2 abb_iva+ �� "2 3 Kdisabled�J0{�J0`wbase-addressint-addresstarget-module@56000000ti,sysc-omap4ti,sysc�V�V� wrevsysc��b� ���fck+ pV����O���gpu@0#ti,omap4430-gpuimg,powervr-sgx540� Wtarget-module@58000000ti,sysc-omap2ti,sysc�XX wrevsyss-b�0��� � � �fckhdmi_clksys_clktv_clk+ pXdss@0 ti,omap4-dss��Kokay ���fck+ ptarget-module@1000ti,sysc-omap2ti,sysc�wrevsyscsyss � � -���  �fcksys_clk+ pdispc@0ti,omap4-dispc� W ���fcktarget-module@2000ti,sysc-omap2ti,sysc�   wrevsyscsyss � -���  �fcksys_clk+ p encoder@0� Kdisabled��N�fckicktarget-module@3000ti,sysc-omap2ti,sysc�0wrev �� �sys_clk+ p0encoder@0ti,omap4-venc� Kdisabled �� �fcktarget-module@4000ti,sysc-omap2ti,sysc�@@@wrevsyscsyss � -+ p@encoder@0 ti,omap4-dsi�@ wprotophypll W5 Kdisabled���  �fcksys_clk+target-module@5000ti,sysc-omap2ti,sysc�PPPwrevsyscsyss � -+ pPencoder@0 ti,omap4-dsi�@ wprotophypll WT Kdisabled���  �fcksys_clk+target-module@6000ti,sysc-omap4ti,sysc�`` wrevsysc� �� � �fckdss_clk+ p` encoder@0ti,omap4-hdmi �wwppllphycore WeKokay�� �  �fcksys_clk�sL �audio_tx���default O�portendpoint�� [�target-module@5a000000ti,sysc-omap4ti,sysc�Z�Z� wrevsysc � �b�,�3rstctrl ���fck+pZZ[[iva ti,ivahdbandgap@4a002260�J"`J#,ti,omap4430-bandgap �x a�thermal-zonescpu_thermal w� �' �� �N tripscpu_alert �8� ���passive�cpu_crit ��H �� �criticalcooling-mapsmap0 �� ����������memory�memoryʀ?�gpio-poweroffgpio-poweroff���default ��connectorhdmi-connector���default?hdmi�d ��portendpoint���regulator-hdmiregulator-fixed hdmiLK@2LK@ �� ��regulator-wl12xxregulator-fixed vwl1271-P2-P �x p ��soundcardaudio-graph-card?Mapphone AudioV SpeakerEarpieceSpeakerLoudspeakerHeadphoneHeadphone JackMicrophoneInternal MicU EarpieceEPLoudspeakerSPKRHeadphone JackHSLHeadphone JackHSRMICRInternal Mic &�� compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2i2c3mmc0mmc1mmc2mmc3mmc4serial0serial1serial2serial3rproc0rproc1display1device_typenext-level-cacheregclocksclock-namesclock-latencyoperating-points#cooling-cellsphandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptspower-domainsrangesreg-namesti,sysc-sidle#clock-cellsclock-output-namesti,index-starts-at-oneti,bit-shiftclock-multclock-divti,max-divti,dividers#power-domain-cells#reset-cellsti,sysc-maskti,syss-maskti,gpio-always-ongpio-controller#gpio-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentskeypad,num-rowskeypad,num-columnslinux,keymap#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsstatusclock-frequencyti,autoidle-shiftti,invert-autoidle-bitti,index-power-of-twoassigned-clock-ratesti,clock-divti,clock-multti,sysc-midle#dma-cellsdma-channelsdma-requestsinterrupt-namesremote-wakeup-connectedresetsreset-names#iommu-cellsusb-phyphysphy-namesmultipointnum-epsram-bitsctrl-moduleinterface-typemodepower#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rx#hwlock-cellssysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,sysc-delay-usinterrupts-extendedoverrun-throttle-msti,timer-pwmpinctrl-namespinctrl-0uart-has-rtsctscurrent-speedenable-gpiosmax-speedwakeup-sourceti,buffer-sizedmasdma-namesti,spi-num-csspi-max-frequencyspi-cs-highspi-cpolspi-cpha#io-channel-cellsio-channelsio-channel-namespower-suppliesmode-gpiosregulator-enable-ramp-delayregulator-boot-onregulator-always-onregulator-initial-mode#sound-dai-cellsremote-endpointpinctrl-1pinctrl-2pinctrl-3vusb-supplyvdd-supplylabelti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthcd-gpiosnon-removablecap-power-off-cardkeep-power-in-suspendref-clock-frequencytcxo-clock-frequencyti,non-removablesramdai-formatframe-masterbitclock-masterop-modeserial-dirti,timer-dspti,no-idle-on-initgpmc,num-csgpmc,num-waitpinsti,iommu-bus-err-backphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertti,bootregiommusfirmware-namemboxesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdda-supplylanes#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicehpd-gpiosgpioenable-active-highstartup-delay-uswidgetsroutingdais