� ���8D( � 2logicpd,dm3730-som-lv-devkitti,omap3430ti,omap3 +-7LogicPD Zoom OMAP35xx SOM-LV Development Kitchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpu���cpu�������pmu@54000000arm,cortex-a8-pmu�T���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-bus� + � pinmux@30 ti,omap3-padconfpinctrl-single�08+ 5S���mm3-pins0p468:����mcbsp2-pins p �uart2-pins(pDFHJh��mcspi1-pins p������hsusb2-pins0p� � � � � � �hsusb-otg-pins`prtvxz|~������i2c1-pinsp�����i2c2-pinsp����i2c3-pinsp����tsc2004-pinspV��twl4030-pinsp�A��gpio-key-pinsp�� led-pinsp.�"lan9221-pinspT� mmc1-pins@p���lcd-enable-pinspZ�$dss-dpi1-pins�p���������������������scm_conf@270sysconsimple-bus�p0+ �p0�pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap���pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-����clocks+clock@68 ti,clksel�h�+clock-mcbsp5-mux-fck@4��ti,composite-mux-clock�mcbsp5_mux_fck�� clock-mcbsp3-mux-fck@0��ti,composite-mux-clock�mcbsp3_mux_fck��clock-mcbsp4-mux-fck@2��ti,composite-mux-clock�mcbsp4_mux_fck��mcbsp5_fck�ti,composite-clock� �clock@4 ti,clksel��+clock-mcbsp1-mux-fck@2��ti,composite-mux-clock�mcbsp1_mux_fck�� clock-mcbsp2-mux-fck@6��ti,composite-mux-clock�mcbsp2_mux_fck��mcbsp1_fck�ti,composite-clock� ��mcbsp2_fck�ti,composite-clock� �mcbsp3_fck�ti,composite-clock��mcbsp4_fck�ti,composite-clock��clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+ 5S�hsusb1-reset-pinsp�wl127x-gpio-pinsp  ��twl4030-vpins-pins p��led-wkup-pinsp$�#backlight-pinsp�'target-module@480a6000ti,sysc-omap2ti,sysc�H `DH `HH `L�revsyscsyss� ��ick+ �H ` aes1@0 ti,omap3-aes�P�  !txrxtarget-module@480c5000ti,sysc-omap2ti,sysc�H PDH PHH PL�revsyscsyss� ��ick+ �H P aes2@0 ti,omap3-aes�P�AB!txrxprm@48306000 ti,omap3-prm�H0`@� clocks+virt_16_8m_ck� fixed-clock+Y�osc_sys_ck@d40� ti,mux-clock�� @�sys_ck@1270�ti,divider-clock�;H�pS�!sys_clkout1@d70�ti,gate-clock�� p;dpll3_x2_ck�fixed-factor-clock�judpll3_m2x2_ck�fixed-factor-clock�ju� dpll4_x2_ck�fixed-factor-clock�jucorex2_fck�fixed-factor-clock� ju�"wkup_l4_ick�fixed-factor-clock�!ju�acorex2_d3_fck�fixed-factor-clock�"ju��corex2_d5_fck�fixed-factor-clock�"ju��clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk� fixed-clock+omap_32k_fck� fixed-clock+��Gvirt_12m_ck� fixed-clock+��virt_13m_ck� fixed-clock+�]@�virt_19200000_ck� fixed-clock+$��virt_26000000_ck� fixed-clock+����virt_38_4m_ck� fixed-clock+I��dpll4_ck@d00�ti,omap3-dpll-per-clock�!!� D 0�dpll4_m2_ck@d48�ti,divider-clock�H?� HS�#dpll4_m2x2_mul_ck�fixed-factor-clock�#ju�$dpll4_m2x2_ck@d00�ti,gate-clock�$;� �%omap_96m_alwon_fck�fixed-factor-clock�%ju�1dpll3_ck@d00�ti,omap3-dpll-core-clock�!!� @ 0�clock@1140 ti,clksel�@�+clock-dpll3-m3@16��ti,divider-clock �dpll3_m3_ck�HS�+clock-dpll4-m6@24��ti,divider-clock �dpll4_m6_ck�H?S�=clock-emu-src-mux@0�� ti,mux-clock�emu_src_mux_ck�!&'(�uclock-pclk-fck@8��ti,divider-clock �pclk_fck�)HSclock-pclkx2-fck@6��ti,divider-clock �pclkx2_fck�)HSclock-atclk-fck@4��ti,divider-clock �atclk_fck�)HSclock-traceclk-src-fck@2�� ti,mux-clock�traceclk_src_fck�!&'(�*clock-traceclk-fck@11� �ti,divider-clock �traceclk_fck�*HSdpll3_m3x2_mul_ck�fixed-factor-clock�+ju�,dpll3_m3x2_ck@d00�ti,gate-clock�,; � �-emu_core_alwon_ck�fixed-factor-clock�-ju�&sys_altclk� fixed-clock+�4mcbsp_clks� fixed-clock+�core_ck�fixed-factor-clock�ju�.dpll1_fck@940�ti,divider-clock�.;H� @S�/dpll1_ck@904�ti,omap3-dpll-clock�!/�  $ @ 4�dpll1_x2_ck�fixed-factor-clock�ju�0dpll1_x2m2_ck@944�ti,divider-clock�0H� DS�Dcm_96m_fck�fixed-factor-clock�1ju�2clock@d40 ti,clksel� @�+clock-dpll3-m2@27��ti,divider-clock �dpll3_m2_ck�HS�clock-omap-96m-fck@6�� ti,mux-clock �omap_96m_fck�2!�Xclock-omap-54m-fck@5�� ti,mux-clock �omap_54m_fck�34�@clock-omap-48m-fck@3�� ti,mux-clock �omap_48m_fck�54�8clock@e40 ti,clksel�@�+clock-dpll4-m3@8��ti,divider-clock �dpll4_m3_ck�H S�6clock-dpll4-m4@0��ti,divider-clock �dpll4_m4_ck�HS�9dpll4_m3x2_mul_ck�fixed-factor-clock�6ju�7dpll4_m3x2_ck@d00�ti,gate-clock�7;� �3cm_96m_d2_fck�fixed-factor-clock�2ju�5omap_12m_fck�fixed-factor-clock�8ju�Ydpll4_m4x2_mul_ck�ti,fixed-factor-clock�9����:dpll4_m4x2_ck@d00�ti,gate-clock�:;� ��]dpll4_m5_ck@f40�ti,divider-clock�H?�@S�;dpll4_m5x2_mul_ck�ti,fixed-factor-clock�;����<dpll4_m5x2_ck@d00�ti,gate-clock�<;� ��ydpll4_m6x2_mul_ck�fixed-factor-clock�=ju�>dpll4_m6x2_ck@d00�ti,gate-clock�>;� �?emu_per_alwon_ck�fixed-factor-clock�?ju�'clock@d70 ti,clksel� p�+clock-clkout2-src-gate@7�� ti,composite-no-wait-gate-clock�clkout2_src_gate_ck�.�Bclock-clkout2-src-mux@0��ti,composite-mux-clock�clkout2_src_mux_ck�.!2@�Cclock-sys-clkout2@3��ti,divider-clock �sys_clkout2�AH@�clkout2_src_ck�ti,composite-clock�BC�Ampu_ck�fixed-factor-clock�Dju�Earm_fck@924�ti,divider-clock�E� $Hemu_mpu_alwon_ck�fixed-factor-clock�Eju�(clock@a40 ti,clksel� @�+clock-l3-ick@0��ti,divider-clock�l3_ick�.HS�Fclock-l4-ick@2��ti,divider-clock�l4_ick�FHS�Hclock-gpt10-mux-fck@6��ti,composite-mux-clock�gpt10_mux_fck�G!�Uclock-gpt11-mux-fck@7��ti,composite-mux-clock�gpt11_mux_fck�G!�Wclock-ssi-ssr-div-fck-3430es2@8��ti,composite-divider-clock�ssi_ssr_div_fck_3430es2�"$��~clock@c40 ti,clksel� @�+clock-rm-ick@1��ti,divider-clock�rm_ick�HHSclock-gpt1-mux-fck@0��ti,composite-mux-clock �gpt1_mux_fck�G!�`clock-usim-mux-fck@3��ti,composite-mux-clock �usim_mux_fck(�!IJKLMNOPQS��clock@a00 ti,clksel� �+clock-gpt10-gate-fck@11� �ti,composite-gate-clock�gpt10_gate_fck�!�Tclock-gpt11-gate-fck@12� �ti,composite-gate-clock�gpt11_gate_fck�!�Vclock-mmchs2-fck@25��ti,wait-gate-clock �mmchs2_fck���clock-mmchs1-fck@24��ti,wait-gate-clock �mmchs1_fck���clock-i2c3-fck@17��ti,wait-gate-clock �i2c3_fck���clock-i2c2-fck@16��ti,wait-gate-clock �i2c2_fck���clock-i2c1-fck@15��ti,wait-gate-clock �i2c1_fck���clock-mcbsp5-gate-fck@10� �ti,composite-gate-clock�mcbsp5_gate_fck�� clock-mcbsp1-gate-fck@9� �ti,composite-gate-clock�mcbsp1_gate_fck�� clock-mcspi4-fck@21��ti,wait-gate-clock �mcspi4_fck�R��clock-mcspi3-fck@20��ti,wait-gate-clock �mcspi3_fck�R��clock-mcspi2-fck@19��ti,wait-gate-clock �mcspi2_fck�R��clock-mcspi1-fck@18��ti,wait-gate-clock �mcspi1_fck�R��clock-uart2-fck@14��ti,wait-gate-clock �uart2_fck�R��clock-uart1-fck@13� �ti,wait-gate-clock �uart1_fck�R��clock-hdq-fck@22��ti,wait-gate-clock�hdq_fck�S��clock-modem-fck@31��ti,omap3-interface-clock �modem_fck�!��clock-mspro-fck@23��ti,wait-gate-clock �mspro_fck�clock-ssi-ssr-gate-fck-3430es2@0�� ti,composite-no-wait-gate-clock�ssi_ssr_gate_fck_3430es2�"�}clock-mmchs3-fck@30��ti,wait-gate-clock �mmchs3_fck���gpt10_fck�ti,composite-clock�TUgpt11_fck�ti,composite-clock�VWcore_96m_fck�fixed-factor-clock�Xju�core_48m_fck�fixed-factor-clock�8ju�Rcore_12m_fck�fixed-factor-clock�Yju�Score_l3_ick�fixed-factor-clock�Fju�Zclock@a10 ti,clksel� �+clock-sdrc-ick@1��ti,wait-gate-clock �sdrc_ick�Z��clock-mmchs2-ick@25��ti,omap3-interface-clock �mmchs2_ick�[��clock-mmchs1-ick@24��ti,omap3-interface-clock �mmchs1_ick�[��clock-hdq-ick@22��ti,omap3-interface-clock�hdq_ick�[��clock-mcspi4-ick@21��ti,omap3-interface-clock �mcspi4_ick�[��clock-mcspi3-ick@20��ti,omap3-interface-clock �mcspi3_ick�[��clock-mcspi2-ick@19��ti,omap3-interface-clock �mcspi2_ick�[��clock-mcspi1-ick@18��ti,omap3-interface-clock �mcspi1_ick�[��clock-i2c3-ick@17��ti,omap3-interface-clock �i2c3_ick�[��clock-i2c2-ick@16��ti,omap3-interface-clock �i2c2_ick�[��clock-i2c1-ick@15��ti,omap3-interface-clock �i2c1_ick�[��clock-uart2-ick@14��ti,omap3-interface-clock �uart2_ick�[��clock-uart1-ick@13� �ti,omap3-interface-clock �uart1_ick�[��clock-gpt11-ick@12� �ti,omap3-interface-clock �gpt11_ick�[��clock-gpt10-ick@11� �ti,omap3-interface-clock �gpt10_ick�[��clock-mcbsp5-ick@10� �ti,omap3-interface-clock �mcbsp5_ick�[��clock-mcbsp1-ick@9� �ti,omap3-interface-clock �mcbsp1_ick�[��clock-omapctrl-ick@6��ti,omap3-interface-clock �omapctrl_ick�[��clock-aes2-ick@28��ti,omap3-interface-clock �aes2_ick�[�clock-sha12-ick@27��ti,omap3-interface-clock �sha12_ick�[��clock-icr-ick@29��ti,omap3-interface-clock�icr_ick�[clock-des2-ick@26��ti,omap3-interface-clock �des2_ick�[clock-mspro-ick@23��ti,omap3-interface-clock �mspro_ick�[clock-mailboxes-ick@7��ti,omap3-interface-clock�mailboxes_ick�[clock-sad2d-ick@3��ti,omap3-interface-clock �sad2d_ick�F��clock-hsotgusb-ick-3430es2@4��"ti,omap3-hsotgusb-interface-clock�hsotgusb_ick_3430es2�Z��clock-ssi-ick-3430es2@0��ti,omap3-ssi-interface-clock�ssi_ick_3430es2�\�clock-mmchs3-ick@30��ti,omap3-interface-clock �mmchs3_ick�[��gpmc_fck�fixed-factor-clock�Zjucore_l4_ick�fixed-factor-clock�Hju�[clock@e00 ti,clksel��+clock-dss-tv-fck�ti,gate-clock �dss_tv_fck�@;��clock-dss-96m-fck�ti,gate-clock �dss_96m_fck�X;��clock-dss2-alwon-fck�ti,gate-clock�dss2_alwon_fck�!;��clock-dss1-alwon-fck-3430es2@0��ti,dss-gate-clock�dss1_alwon_fck_3430es2�]���dummy_ck� fixed-clock+clock@c00 ti,clksel� �+clock-gpt1-gate-fck@0��ti,composite-gate-clock�gpt1_gate_fck�!�_clock-gpio1-dbck@3��ti,gate-clock �gpio1_dbck�^��clock-wdt2-fck@5��ti,wait-gate-clock �wdt2_fck�^��clock-sr1-fck@6��ti,wait-gate-clock�sr1_fck�!�clock-sr2-fck@7��ti,wait-gate-clock�sr2_fck�!�clock-usim-gate-fck@9� �ti,composite-gate-clock�usim_gate_fck�X��gpt1_fck�ti,composite-clock�_`�wkup_32k_fck�fixed-factor-clock�Gju�^clock@c10 ti,clksel� �+clock-wdt2-ick@5��ti,omap3-interface-clock �wdt2_ick�a��clock-wdt1-ick@4��ti,omap3-interface-clock �wdt1_ick�a��clock-gpio1-ick@3��ti,omap3-interface-clock �gpio1_ick�a��clock-omap-32ksync-ick@2��ti,omap3-interface-clock�omap_32ksync_ick�a��clock-gpt12-ick@1��ti,omap3-interface-clock �gpt12_ick�a��clock-gpt1-ick@0��ti,omap3-interface-clock �gpt1_ick�a��clock-usim-ick@9� �ti,omap3-interface-clock �usim_ick�a��per_96m_fck�fixed-factor-clock�1ju�per_48m_fck�fixed-factor-clock�8ju�bclock@1000 ti,clksel��+clock-uart3-fck@11� �ti,wait-gate-clock �uart3_fck�b��clock-gpt2-gate-fck@3��ti,composite-gate-clock�gpt2_gate_fck�!�dclock-gpt3-gate-fck@4��ti,composite-gate-clock�gpt3_gate_fck�!�fclock-gpt4-gate-fck@5��ti,composite-gate-clock�gpt4_gate_fck�!�hclock-gpt5-gate-fck@6��ti,composite-gate-clock�gpt5_gate_fck�!�jclock-gpt6-gate-fck@7��ti,composite-gate-clock�gpt6_gate_fck�!�lclock-gpt7-gate-fck@8��ti,composite-gate-clock�gpt7_gate_fck�!�nclock-gpt8-gate-fck@9� �ti,composite-gate-clock�gpt8_gate_fck�!�pclock-gpt9-gate-fck@10� �ti,composite-gate-clock�gpt9_gate_fck�!�rclock-gpio6-dbck@17��ti,gate-clock �gpio6_dbck�c��clock-gpio5-dbck@16��ti,gate-clock �gpio5_dbck�c��clock-gpio4-dbck@15��ti,gate-clock �gpio4_dbck�c��clock-gpio3-dbck@14��ti,gate-clock �gpio3_dbck�c��clock-gpio2-dbck@13� �ti,gate-clock �gpio2_dbck�c��clock-wdt3-fck@12� �ti,wait-gate-clock �wdt3_fck�c��clock-mcbsp2-gate-fck@0��ti,composite-gate-clock�mcbsp2_gate_fck�� clock-mcbsp3-gate-fck@1��ti,composite-gate-clock�mcbsp3_gate_fck��clock-mcbsp4-gate-fck@2��ti,composite-gate-clock�mcbsp4_gate_fck��clock@1040 ti,clksel�@�+clock-gpt2-mux-fck@0��ti,composite-mux-clock �gpt2_mux_fck�G!�eclock-gpt3-mux-fck@1��ti,composite-mux-clock �gpt3_mux_fck�G!�gclock-gpt4-mux-fck@2��ti,composite-mux-clock �gpt4_mux_fck�G!�iclock-gpt5-mux-fck@3��ti,composite-mux-clock �gpt5_mux_fck�G!�kclock-gpt6-mux-fck@4��ti,composite-mux-clock �gpt6_mux_fck�G!�mclock-gpt7-mux-fck@5��ti,composite-mux-clock �gpt7_mux_fck�G!�oclock-gpt8-mux-fck@6��ti,composite-mux-clock �gpt8_mux_fck�G!�qclock-gpt9-mux-fck@7��ti,composite-mux-clock �gpt9_mux_fck�G!�sgpt2_fck�ti,composite-clock�de�gpt3_fck�ti,composite-clock�fggpt4_fck�ti,composite-clock�higpt5_fck�ti,composite-clock�jkgpt6_fck�ti,composite-clock�lmgpt7_fck�ti,composite-clock�nogpt8_fck�ti,composite-clock�pqgpt9_fck�ti,composite-clock�rsper_32k_alwon_fck�fixed-factor-clock�Gju�cper_l4_ick�fixed-factor-clock�Hju�tclock@1010 ti,clksel��+clock-gpio6-ick@17��ti,omap3-interface-clock �gpio6_ick�t��clock-gpio5-ick@16��ti,omap3-interface-clock �gpio5_ick�t��clock-gpio4-ick@15��ti,omap3-interface-clock �gpio4_ick�t��clock-gpio3-ick@14��ti,omap3-interface-clock �gpio3_ick�t��clock-gpio2-ick@13� �ti,omap3-interface-clock �gpio2_ick�t��clock-wdt3-ick@12� �ti,omap3-interface-clock �wdt3_ick�t��clock-uart3-ick@11� �ti,omap3-interface-clock �uart3_ick�t��clock-uart4-ick@18��ti,omap3-interface-clock �uart4_ick�t��clock-gpt9-ick@10� �ti,omap3-interface-clock �gpt9_ick�t��clock-gpt8-ick@9� �ti,omap3-interface-clock �gpt8_ick�t��clock-gpt7-ick@8��ti,omap3-interface-clock �gpt7_ick�t��clock-gpt6-ick@7��ti,omap3-interface-clock �gpt6_ick�t��clock-gpt5-ick@6��ti,omap3-interface-clock �gpt5_ick�t��clock-gpt4-ick@5��ti,omap3-interface-clock �gpt4_ick�t��clock-gpt3-ick@4��ti,omap3-interface-clock �gpt3_ick�t��clock-gpt2-ick@3��ti,omap3-interface-clock �gpt2_ick�t��clock-mcbsp2-ick@0��ti,omap3-interface-clock �mcbsp2_ick�t��clock-mcbsp3-ick@1��ti,omap3-interface-clock �mcbsp3_ick�t��clock-mcbsp4-ick@2��ti,omap3-interface-clock �mcbsp4_ick�t��emu_src_ck�ti,clkdm-gate-clock�u�)secure_32k_fck� fixed-clock+��vgpt12_fck�fixed-factor-clock�vju�wdt1_fck�fixed-factor-clock�vjusecurity_l4_ick2�fixed-factor-clock�Hju�wclock@a14 ti,clksel� �+clock-aes1-ick@3��ti,omap3-interface-clock �aes1_ick�w�clock-rng-ick@2��ti,omap3-interface-clock�rng_ick�w��clock-sha11-ick@1��ti,omap3-interface-clock �sha11_ick�wclock-des1-ick@0��ti,omap3-interface-clock �des1_ick�wclock-pka-ick@4��ti,omap3-interface-clock�pka_ick�xclock@f00 ti,clksel��+clock-cam-mclk@0��ti,gate-clock �cam_mclk�y�clock-csi2-96m-fck@1��ti,gate-clock �csi2_96m_fck���cam_ick@f10�!ti,omap3-no-wait-interface-clock�H�;��security_l3_ick�fixed-factor-clock�Fju�xssi_l4_ick�fixed-factor-clock�Hju�\sr_l4_ick�fixed-factor-clock�Hjudpll2_fck@40�ti,divider-clock�.;H�@S�zdpll2_ck@4�ti,omap3-dpll-clock�!z�$@4����{dpll2_m2_ck@44�ti,divider-clock�{H�DS�|iva2_ck@0�ti,wait-gate-clock�|�;��clock@a18 ti,clksel� �+clock-mad2d-ick@3��ti,omap3-interface-clock �mad2d_ick�F��clock-usbtll-ick@2��ti,omap3-interface-clock �usbtll_ick�[��ssi_ssr_fck_3430es2�ti,composite-clock�}~�ssi_sst_fck_3430es2�fixed-factor-clock�ju�sys_d2_ck�fixed-factor-clock�!ju�Iomap_96m_d2_fck�fixed-factor-clock�Xju�Jomap_96m_d4_fck�fixed-factor-clock�Xju�Komap_96m_d8_fck�fixed-factor-clock�Xju�Lomap_96m_d10_fck�fixed-factor-clock�Xju �Mdpll5_m2_d4_ck�fixed-factor-clock��ju�Ndpll5_m2_d8_ck�fixed-factor-clock��ju�Odpll5_m2_d16_ck�fixed-factor-clock��ju�Pdpll5_m2_d20_ck�fixed-factor-clock��ju�Qusim_fck�ti,composite-clock���dpll5_ck@d04�ti,omap3-dpll-clock�!!�  $ L 4����dpll5_m2_ck@d50�ti,divider-clock��H� PS��sgx_gate_fck@b00�ti,composite-gate-clock�.;� ��core_d3_ck�fixed-factor-clock�.ju��core_d4_ck�fixed-factor-clock�.ju��core_d6_ck�fixed-factor-clock�.ju��omap_192m_alwon_fck�fixed-factor-clock�%ju��core_d2_ck�fixed-factor-clock�.ju��sgx_mux_fck@b40�ti,composite-mux-clock ����2����� @��sgx_fck�ti,composite-clock����sgx_ick@b10�ti,wait-gate-clock�F� ;��cpefuse_fck@a08�ti,gate-clock�!� ;��ts_fck@a08�ti,gate-clock�G� ;��usbtll_fck@a08�ti,wait-gate-clock��� ;��dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�H�;��usbhost_120m_fck@1400�ti,gate-clock���;��usbhost_48m_fck@1400�ti,dss-gate-clock�8�;��usbhost_ick@1410�ti,omap3-dss-interface-clock�H�;��clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainh���������������������������emu_clkdmti,clockdomain�)dpll4_clkdmti,clockdomain�wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain��������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�{d2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����target-module@48320000ti,sysc-omap2ti,sysc�H2H2 �revsysc�^��fckick+ �H2counter@0ti,omap-counter32k� interrupt-controller@48200000ti,omap3-intc �H �target-module@48056000ti,sysc-omap2ti,sysc�H`H`,H`(�revsyscsyss�#   �Z�ick+ �H`dma-controller@0ti,omap3430-sdmati,omap-sdma�� .9 F`�gpio@48310000ti,omap3-gpio�H1��gpio1Seu ��gpio@49050000ti,omap3-gpio�I��gpio2eu ��gpio@49052000ti,omap3-gpio�I ��gpio3eu gpio@49054000ti,omap3-gpio�I@� �gpio4eu ��gpio@49056000ti,omap3-gpio�I`�!�gpio5eu ��gpio@49058000ti,omap3-gpio�I��"�gpio6eu serial@4806a000ti,omap3-uart�H� �H�R12!txrx�uart1+�lserial@4806c000ti,omap3-uart�H��I�J34!txrx�uart2+�l�default��serial@49020000ti,omap3-uart�I�J56!txrx�uart3+�li2c@48070000 ti,omap3-i2c�H��8+�i2c1�default��+'�@twl@48�H� ���fck ti,twl4030 �default���audioti,twl4030-audiocodec ��rtcti,twl4030-rtc� bciti,twl4030-bci� ���� �vac�0���watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1�-���-����regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3�*���*���regulator-vaux4ti,twl4030-vaux4�w@�w@regulator-vdd1ti,twl4030-vdd1� '�� �regulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0���regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5��regulator-vusb1v8ti,twl4030-vusb1v8��regulator-vusb3v1ti,twl4030-vusb3v1��regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@�regulator-vsimti,twl4030-vsim�w@�-��gpioti,twl4030-gpioeu twl4030-usbti,twl4030-usb� "�0�>�LU�pwmti,twl4030-pwm`�(pwmledti,twl4030-pwmled`pwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad�k{madcti,twl4030-madc����power4ti,twl4030-power-idle-osc-offti,twl4030-power-idle�i2c@48072000 ti,omap3-i2c�H ��9+�i2c2�default��+�i2c@48060000 ti,omap3-i2c�H��=+�i2c3�default��+�tsc2004@48 ti,tsc2004�H���default�� ������!:J@mailbox@48094000ti,omap3-mailbox�mailbox�H @�eq�mbox-dsp � �spi@48098000ti,omap2-mcspi�H ��A+�mcspi1�@#$%&'()* !tx0rx0tx1rx1tx2rx2tx3rx3�default��spi@4809a000ti,omap2-mcspi�H ��B+�mcspi2� +,-.!tx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H ��[+�mcspi3� !tx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H ��0+�mcspi4�FG!tx0rx01w@480b2000 ti,omap3-1w�H �:�hdq1wmmc@4809c000ti,omap3-hsmmc�H ��S�mmc1�=>!txrx���S��default�� �� ������mmc@480b4000ti,omap3-hsmmc�H @�V�mmc2/0!txrxmmc@480ad000ti,omap3-hsmmc�H ��^�mmc3MN!txrx�^�6����default����+wlcore@2 ti,wl1273� �����mmu@480bd4000ti,omap2-iommu�H ����mmu_isp=�mmu@5d0000000ti,omap2-iommu�]���mmu_iva Mdisabledwdt@48314000 ti,omap3-wdt�H1@� �wd_timer2mcbsp@48074000ti,omap3-mcbsp�H@��mpu �;< Tcommontxrxd��mcbsp1 !txrx���fck Mdisabledtarget-module@480a0000ti,sysc-omap2ti,sysc�H <H @H D�revsyscsyss����ick+ �H rng@0 ti,omap2-rng� �4mcbsp@49022000ti,omap3-mcbsp�I �I�� �mpusidetone�>?Tcommontxrxsidetoned�mcbsp2mcbsp2_sidetone!"!txrx���fckickMokay�default��!mcbsp@49024000ti,omap3-mcbsp�I@�I�� �mpusidetone�YZTcommontxrxsidetoned��mcbsp3mcbsp3_sidetone!txrx���fckick Mdisabledmcbsp@49026000ti,omap3-mcbsp�I`��mpu �67 Tcommontxrxd��mcbsp4!txrx��fcks Mdisabledmcbsp@48096000ti,omap3-mcbsp�H `��mpu �QR Tcommontxrxd��mcbsp5!txrx��fck Mdisabledsham@480c3000ti,omap3-sham�sham�H 0d�1E!rxtarget-module@48318000ti,sysc-omap2-timerti,sysc�H1�H1�H1��revsyscsyss�' ���fckick+ �H1���timer@0ti,omap3430-timer����fck�%���Gtarget-module@49032000ti,sysc-omap2-timerti,sysc�I I I �revsyscsyss�' ���fckick+ �I timer@0ti,omap3430-timer��&timer@49034000ti,omap3430-timer�I@�'�timer3timer@49036000ti,omap3430-timer�I`�(�timer4timer@49038000ti,omap3430-timer�I��)�timer5�timer@4903a000ti,omap3430-timer�I��*�timer6�timer@4903c000ti,omap3430-timer�I��+�timer7�timer@4903e000ti,omap3430-timer�I��,�timer8��timer@49040000ti,omap3430-timer�I�-�timer9�timer@48086000ti,omap3430-timer�H`�.�timer10�timer@48088000ti,omap3430-timer�H��/�timer11�target-module@48304000ti,sysc-omap2-timerti,sysc�H0@H0@H0@�revsyscsyss�' ���fckick+ �H0@timer@0ti,omap3430-timer��_��usbhstll@48062000 ti,usbhs-tll�H �N �usb_tll_hsusbhshost@48064000ti,usbhs-host�H@ �usb_host_hs+��default� ehci-phyohci@48064400ti,ohci-omap3�HD�Lehci@48064800 ti,ehci-omap�HH�M& gpmc@6e000000ti,omap3430-gpmc�gpmc�n��!rxtx+7+ eu0�0,� nand@0,0ti,omap2-nand �  �Imicron,mt29f4g16abbda3wXgbch8 w ���,�,��"�,�(6@%R6RG(Yq+ethernet@gpmc�default�  �� ��smsc,lan9221smsc,lan9115����*�$�� � �*��$%<66$���YG*  ! ;  K  Y ftarget-module@480ab000ti,sysc-omap2ti,sysc�H �H �H ��revsyscsyss�   �fck+ �H ���usb@0ti,omap3-musb��\]Tmcdma | � � �default� � �& �usb2-phyP �2dss@48050000 ti,omap3-dss�HMokay �dss_core���fck+� � ��default�dispc@48050400ti,omap3-dispc�H� �dss_dispc���fckencoder@4804fc00 ti,omap3-dsi�H�H�@H� �protophypll� Mdisabled �dss_dsi1��� �fcksys_clk+encoder@48050800ti,omap3-rfbi�H Mdisabled �dss_rfbi����fckickencoder@48050c00ti,omap3-venc�H  Mdisabled �dss_venc���fckportendpoint � ��&ssi-controller@48058000 ti,omap3-ssi�ssiMokay�H�H��sysgdd�GTgdd_mpu+� � �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H�H��txrx�CDssi-port@4805b000ti,omap3-ssi-port�H�H��txrx�EFpinmux@480025d8 ti,omap3-padconfpinctrl-single�H%�$+ 5S��default�hsusb2-2-pins0p   " �isp@480bc000 ti,omap3-isp�H ��H �|� ��l �ports+bandgap@48002524�H%$ti,omap34xx-bandgap �target-module@480cb000ti,sysc-omap3430-srti,sysc�smartreflex_core�H �$�sysc���fck+ �H �smartreflex@0ti,omap3-smartreflex-core��target-module@480c9000ti,sysc-omap3430-srti,sysc�smartreflex_mpu_iva�H �$�sysc���fck+ �H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva��target-module@50000000ti,sysc-omap2ti,sysc�P�rev���fckick+ �Pgpu@0#ti,omap3430-gpuimg,powervr-sgx530��opp-tableoperating-points-v2-ti-cpu��opp-125000000 %sY@ ,������ :����opp-250000000 %沀 ,g8g8g8 :���� Kopp-500000000 %�e ,O�O�O� :����opp-550000000 % �U� ,txtxtx :����opp-600000000 %#�F ,�p�p�p :����opp-720000000 %*�T ,�p�p�p :���� Wthermal-zonescpu-thermal b� x� �N  �tripscpu_alert �8� ���passive�cpu_crit �_� �� �criticalcooling-mapsmap0 � ���������memory@80000000|memory��wl12xx_vmmcregulator-fixed�vwl1271�w@�w@ �� �p � ���hsusb2_phy�default�usb-nop-xceiv ��U� oscillator� fixed-clock+�����gpio_keys gpio-keys�default� sysboot2 gpio3 ��  soundti,omap-twl4030 (omap3logic 1!leds gpio-leds�default�"#led1 led1 �� :cpu0led2 led2 ��  :nonevideo_regregulator-fixed �fixed-supply�2Z��2Z��displaylogicpd,type28�default�$ P% Z�portendpoint �&�backlightpwm-backlight�default�' g(LK@, l (2<FPZd ~ Z��%regulator-vddvarioregulator-fixed �vddvario� regulator-vdd33aregulator-fixed�vdd33a�  compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypass#ssize-cellsti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0ti,hs_extmute_gpiobci3v1-supplyio-channelsio-channel-namesti,bb-uvoltti,bb-uampregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsti,use_poweroffvio-supplytouchscreen-fuzz-xtouchscreen-fuzz-ytouchscreen-fuzz-pressuretouchscreen-size-xtouchscreen-size-ytouchscreen-max-pressureti,x-plate-ohmsti,esd-recovery-timeout-ms#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplywp-gpioscd-gpiosvmmc-supplybus-widthcap-power-off-cardnon-removableref-clock-frequency#iommu-cellsti,#tlb-entriesstatusinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthti,nand-ecc-optrb-gpiosgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,device-widthbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda_video-supplyremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicestartup-delay-usenable-active-highvin-supplyreset-gpioslabellinux,codewakeup-sourceti,modelti,mcbsplinux,default-triggerbacklightenable-gpiospwmsbrightness-levelsdefault-brightness-level