� ��lZ8c`(�c(Cvariscite,var-stk-om44variscite,var-som-om44ti,omap4460ti,omap4 +7Variscite VAR-STK-OM44chosenaliases?=/ocp/interconnect@48000000/segment@0/target-module@70000/i2c@0?B/ocp/interconnect@48000000/segment@0/target-module@72000/i2c@0?G/ocp/interconnect@48000000/segment@0/target-module@60000/i2c@0EL/ocp/interconnect@48000000/segment@200000/target-module@150000/i2c@0?Q/ocp/interconnect@48000000/segment@0/target-module@9c000/mmc@0?V/ocp/interconnect@48000000/segment@0/target-module@b4000/mmc@0?[/ocp/interconnect@48000000/segment@0/target-module@ad000/mmc@0?`/ocp/interconnect@48000000/segment@0/target-module@d1000/mmc@0?e/ocp/interconnect@48000000/segment@0/target-module@d5000/mmc@0Bj/ocp/interconnect@48000000/segment@0/target-module@6a000/serial@0Br/ocp/interconnect@48000000/segment@0/target-module@6c000/serial@0Bz/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@6e000/serial@0 �/ocp/dsp�/ocp/ipu@55020000 �/connectorcpus+cpu@0arm,cortex-a9�cpu����cpu����W0�� �`O� ����cpu@1arm,cortex-a9�cpu��sram@40304000 mmio-sram�@0@��interrupt-controller@48241000arm,cortex-a9-gic  �H$H$ cache-controller@48242000arm,pl310-cache�H$ 1?local-timer@48240600arm,cortex-a9-twd-timer��H$  K  interrupt-controller@48281000ti,omap4-wugen-mpu  �H( ocpsimple-pm-busV$� +dl3-noc@44000000ti,omap4-l3-noc�DD� EK  interconnect@4a300000ti,omap4-l4-wkupsimple-pm-busV  � �fck�J0J0J0 kaplaia0+$dJ0J1J2segment@0simple-pm-bus+�d`` ������@@PP����target-module@4000ti,sysc-omap2ti,sysc�@@ krevsyscu � 0�fck+ d@counter@0ti,omap-counter32k� target-module@6000ti,sysc-omap4ti,sysc�`krev+ d` prm@0ti,omap4-prmsimple-bus�  K + d clocks+sys_clkin_ck@110� ti,mux-clock �sys_clkin_ck� ��abe_dpll_bypass_clk_mux_ck@108� ti,mux-clock�abe_dpll_bypass_clk_mux_ck���=abe_dpll_refclk_mux_ck@10c� ti,mux-clock�abe_dpll_refclk_mux_ck�� <dbgclk_mux_ck�fixed-factor-clock�dbgclk_mux_ck���l4_wkup_clk_mux_ck@108� ti,mux-clock�l4_wkup_clk_mux_ck��syc_clk_div_ck@100�ti,divider-clock�syc_clk_div_ck����usim_ck@1858�ti,divider-clock�usim_ck���X�usim_fclk@1858�ti,gate-clock �usim_fclk���Xtrace_clk_div_ck�ti,clkdm-gate-clock�trace_clk_div_ck �div_ts_ck@1888�ti,divider-clock �div_ts_ck���� � bandgap_ts_fclk@1888�ti,gate-clock�bandgap_ts_fclk����clockdomainsemu_sys_clkdmti,clockdomain�emu_sys_clkdm�l4_wkup_cm@1800 ti,omap4-cm �l4_wkup_cm�+ dclk@20 ti,clkctrl�l4_wkup_clkctrl� \� emu_sys_cm@1a00 ti,omap4-cm �emu_sys_cm�+ dclk@20 ti,clkctrl�emu_sys_clkctrl� �prm@300#ti,omap4-prm-instti,omap-prm-inst���prm@400#ti,omap4-prm-instti,omap-prm-inst��hprm@500#ti,omap4-prm-instti,omap-prm-inst���prm@600#ti,omap4-prm-instti,omap-prm-inst��prm@700#ti,omap4-prm-instti,omap-prm-inst��8prm@f00#ti,omap4-prm-instti,omap-prm-inst���prm@1000#ti,omap4-prm-instti,omap-prm-inst���prm@1100#ti,omap4-prm-instti,omap-prm-inst�@��prm@1200#ti,omap4-prm-instti,omap-prm-inst���prm@1300#ti,omap4-prm-instti,omap-prm-inst��prm@1400#ti,omap4-prm-instti,omap-prm-inst��prm@1600#ti,omap4-prm-instti,omap-prm-inst��prm@1700#ti,omap4-prm-instti,omap-prm-inst�� prm@1900#ti,omap4-prm-instti,omap-prm-inst���prm@1b00#ti,omap4-prm-instti,omap-prm-inst�@target-module@a000ti,sysc-omap4ti,sysc��krev+ d�scrm@0ti,omap4-scrm� clocks+auxclk0_src_gate_ck@310� ti,composite-no-wait-gate-clock�auxclk0_src_gate_ck���auxclk0_src_mux_ck@310�ti,composite-mux-clock�auxclk0_src_mux_ck ���auxclk0_src_ck�ti,composite-clock�auxclk0_src_ck� auxclk0_ck@310�ti,divider-clock �auxclk0_ck� ���0auxclk1_src_gate_ck@314� ti,composite-no-wait-gate-clock�auxclk1_src_gate_ck���!auxclk1_src_mux_ck@314�ti,composite-mux-clock�auxclk1_src_mux_ck ���"auxclk1_src_ck�ti,composite-clock�auxclk1_src_ck�!"#auxclk1_ck@314�ti,divider-clock �auxclk1_ck�#���1auxclk2_src_gate_ck@318� ti,composite-no-wait-gate-clock�auxclk2_src_gate_ck���$auxclk2_src_mux_ck@318�ti,composite-mux-clock�auxclk2_src_mux_ck ���%auxclk2_src_ck�ti,composite-clock�auxclk2_src_ck�$%&auxclk2_ck@318�ti,divider-clock �auxclk2_ck�&���2auxclk3_src_gate_ck@31c� ti,composite-no-wait-gate-clock�auxclk3_src_gate_ck���'auxclk3_src_mux_ck@31c�ti,composite-mux-clock�auxclk3_src_mux_ck ���(auxclk3_src_ck�ti,composite-clock�auxclk3_src_ck�'()auxclk3_ck@31c�ti,divider-clock �auxclk3_ck�)���3auxclk4_src_gate_ck@320� ti,composite-no-wait-gate-clock�auxclk4_src_gate_ck��� *auxclk4_src_mux_ck@320�ti,composite-mux-clock�auxclk4_src_mux_ck ��� +auxclk4_src_ck�ti,composite-clock�auxclk4_src_ck�*+,auxclk4_ck@320�ti,divider-clock �auxclk4_ck�,��� 4auxclk5_src_gate_ck@324� ti,composite-no-wait-gate-clock�auxclk5_src_gate_ck���$-auxclk5_src_mux_ck@324�ti,composite-mux-clock�auxclk5_src_mux_ck ���$.auxclk5_src_ck�ti,composite-clock�auxclk5_src_ck�-./auxclk5_ck@324�ti,divider-clock �auxclk5_ck�/���$5auxclkreq0_ck@210� ti,mux-clock�auxclkreq0_ck�012345��auxclkreq1_ck@214� ti,mux-clock�auxclkreq1_ck�012345��auxclkreq2_ck@218� ti,mux-clock�auxclkreq2_ck�012345��auxclkreq3_ck@21c� ti,mux-clock�auxclkreq3_ck�012345��auxclkreq4_ck@220� ti,mux-clock�auxclkreq4_ck�012345�� auxclkreq5_ck@224� ti,mux-clock�auxclkreq5_ck�012345��$clockdomainstarget-module@c000ti,sysc-omap4ti,sysc��� krevsyscu+ d�scm@c000ti,omap4-scm-wkup��segment@10000simple-pm-bus+xd@@PP������������target-module@0ti,sysc-omap2ti,sysc�krevsyscsyssu!�   �fckdbclk+ dgpio@0ti,omap4-gpio� K.@P  target-module@4000ti,sysc-omap2ti,sysc�@@@krevsyscsyss"u! � �fck+ d@wdt@0ti,omap4-wdtti,omap3-wdt�� KPtarget-module@8000ti,sysc-omap2-timerti,sysc����krevsyscsyss' u! � �fck+ d�\ptimer@0ti,omap3430-timer��� �fcktimer_sys_ck K%{ � �target-module@c000ti,sysc-omap2ti,sysc����krevsyscsyss' u! � X�fck+ d�keypad@0ti,omap4-keypad�� Kxkmpu �disabledtarget-module@e000ti,sysc-omap4ti,sysc��� krevsyscu+ d�pinmux@40 ti,omap4-padconfpinctrl-single�@8+�  ���default67hsusbb1-phy-clk-pins�hsusbb1-hub-rst-pins6lan7500-rst-pins7twl6030-wkup-pins{segment@20000simple-pm-bus+�d``��  00@@PPpp����target-module@0ti,sysc �disabled+ dtarget-module@2000ti,sysc �disabled+ d target-module@4000ti,sysc �disabled+ d@target-module@6000ti,sysc �disabled+0d`p �0�interconnect@4a000000ti,omap4-l4-cfgsimple-pm-busV8 �9�fck�JJJ kaplaia0+TdJJJJ J (J(0J0segment@0simple-pm-bus+�d 00@@PP``pp����@  00�� ��``pp�� @@PPtarget-module@2000ti,sysc-omap4ti,sysc�   krevsyscu+ d scm@0ti,omap4-scm-coresimple-bus�+ dscm_conf@0syscon�+�control-phy@300ti,control-phy-usb2�kpowerkcontrol-phy@33cti,control-phy-otghs�<kotghs_controljtarget-module@4000ti,sysc-omap4ti,sysc�@krev+ d@cm1@0ti,omap4-cm1simple-bus� + d clocks+extalt_clkin_ck� fixed-clock�extalt_clkin_ck.�D�pad_clks_src_ck� fixed-clock�pad_clks_src_ck.�:pad_clks_ck@108�ti,gate-clock �pad_clks_ck�:��pad_slimbus_core_clks_ck� fixed-clock�pad_slimbus_core_clks_ck.�secure_32k_clk_src_ck� fixed-clock�secure_32k_clk_src_ck.�slimbus_src_clk� fixed-clock�slimbus_src_clk.�;slimbus_clk@108�ti,gate-clock �slimbus_clk�;� �sys_32k_ck� fixed-clock �sys_32k_ck.�virt_12000000_ck� fixed-clock�virt_12000000_ck.� virt_13000000_ck� fixed-clock�virt_13000000_ck.�]@ virt_16800000_ck� fixed-clock�virt_16800000_ck.Yvirt_19200000_ck� fixed-clock�virt_19200000_ck.$�virt_26000000_ck� fixed-clock�virt_26000000_ck.���virt_27000000_ck� fixed-clock�virt_27000000_ck.���virt_38400000_ck� fixed-clock�virt_38400000_ck.I�tie_low_clock_ck� fixed-clock�tie_low_clock_ck.utmi_phy_clkout_ck� fixed-clock�utmi_phy_clkout_ck.��xclk60mhsp1_ck� fixed-clock�xclk60mhsp1_ck.��dxclk60mhsp2_ck� fixed-clock�xclk60mhsp2_ck.��exclk60motg_ck� fixed-clock�xclk60motg_ck.��dpll_abe_ck@1e0�ti,omap4-dpll-m4xen-clock �dpll_abe_ck�<=�����>dpll_abe_x2_ck@1f0�ti,omap4-dpll-x2-clock�dpll_abe_x2_ck�>��?dpll_abe_m2x2_ck@1f0�ti,divider-clock�dpll_abe_m2x2_ck�?�>���P@abe_24m_fclk�fixed-factor-clock �abe_24m_fclk�@��abe_clk@108�ti,divider-clock�abe_clk�@��gdpll_abe_m3x2_ck@1f4�ti,divider-clock�dpll_abe_m3x2_ck�?�>���PAcore_hsd_byp_clk_mux_ck@12c� ti,mux-clock�core_hsd_byp_clk_mux_ck�A��,Bdpll_core_ck@120�ti,omap4-dpll-core-clock �dpll_core_ck�B� $,(Cdpll_core_x2_ck�ti,omap4-dpll-x2-clock�dpll_core_x2_ck�CDdpll_core_m6x2_ck@140�ti,divider-clock�dpll_core_m6x2_ck�D�>�@�Pdpll_core_m2_ck@130�ti,divider-clock�dpll_core_m2_ck�C�>�0�PEddrphy_ck�fixed-factor-clock �ddrphy_ck�E��dpll_core_m5x2_ck@13c�ti,divider-clock�dpll_core_m5x2_ck�D�>�<�PFdiv_core_ck@100�ti,divider-clock �div_core_ck�F��Qdiv_iva_hs_clk@1dc�ti,divider-clock�div_iva_hs_clk�F���gJdiv_mpu_hs_clk@19c�ti,divider-clock�div_mpu_hs_clk�F���gPdpll_core_m4x2_ck@138�ti,divider-clock�dpll_core_m4x2_ck�D�>�8�PGdll_clk_div_ck�fixed-factor-clock�dll_clk_div_ck�G��dpll_abe_m2_ck@1f0�ti,divider-clock�dpll_abe_m2_ck�>����Tdpll_core_m3x2_gate_ck@134� ti,composite-no-wait-gate-clock�dpll_core_m3x2_gate_ck�D��4Hdpll_core_m3x2_div_ck@134�ti,composite-divider-clock�dpll_core_m3x2_div_ck�D��4�Idpll_core_m3x2_ck�ti,composite-clock�dpll_core_m3x2_ck�HIdpll_core_m7x2_ck@144�ti,divider-clock�dpll_core_m7x2_ck�D�>�D�Piva_hsd_byp_clk_mux_ck@1ac� ti,mux-clock�iva_hsd_byp_clk_mux_ck�J���Kdpll_iva_ck@1a0�ti,omap4-dpll-clock �dpll_iva_ck�K������L}7��Ldpll_iva_x2_ck�ti,omap4-dpll-x2-clock�dpll_iva_x2_ck�LMdpll_iva_m4x2_ck@1b8�ti,divider-clock�dpll_iva_m4x2_ck�M�>���P�N}�~Ndpll_iva_m5x2_ck@1bc�ti,divider-clock�dpll_iva_m5x2_ck�M�>���P�O}�] Odpll_mpu_ck@160�ti,omap4-dpll-clock �dpll_mpu_ck�P�`dlhdpll_mpu_m2_ck@170�ti,divider-clock�dpll_mpu_m2_ck��>�p�Pper_hs_clk_div_ck�fixed-factor-clock�per_hs_clk_div_ck�A��Uusb_hs_clk_div_ck�fixed-factor-clock�usb_hs_clk_div_ck�A��[l3_div_ck@100�ti,divider-clock �l3_div_ck�Q���Rl4_div_ck@100�ti,divider-clock �l4_div_ck�R���lp_clk_div_ck�fixed-factor-clock�lp_clk_div_ck�@��mpu_periphclk�fixed-factor-clock�mpu_periphclk���ocp_abe_iclk@528�ti,divider-clock �ocp_abe_iclk �S��(�per_abe_24m_fclk�fixed-factor-clock�per_abe_24m_fclk�T��dummy_ck� fixed-clock �dummy_ck.clockdomainsmpuss_cm@300 ti,omap4-cm �mpuss_cm�+ dclk@20 ti,clkctrl�mpuss_clkctrl� ��tesla_cm@400 ti,omap4-cm �tesla_cm�+ dclk@20 ti,clkctrl�tesla_clkctrl� �gabe_cm@500 ti,omap4-cm�abe_cm�+ dclk@20 ti,clkctrl �abe_clkctrl� l�Starget-module@8000ti,sysc-omap4ti,sysc��krev+ d� cm2@0ti,omap4-cm2simple-bus� + d clocks+per_hsd_byp_clk_mux_ck@14c� ti,mux-clock�per_hsd_byp_clk_mux_ck�U��LVdpll_per_ck@140�ti,omap4-dpll-clock �dpll_per_ck�V�@DLHWdpll_per_m2_ck@150�ti,divider-clock�dpll_per_m2_ck�W��P�_dpll_per_x2_ck@150�ti,omap4-dpll-x2-clock�dpll_per_x2_ck�W�PXdpll_per_m2x2_ck@150�ti,divider-clock�dpll_per_m2x2_ck�X�>�P�P^dpll_per_m3x2_gate_ck@154� ti,composite-no-wait-gate-clock�dpll_per_m3x2_gate_ck�X��TYdpll_per_m3x2_div_ck@154�ti,composite-divider-clock�dpll_per_m3x2_div_ck�X��T�Zdpll_per_m3x2_ck�ti,composite-clock�dpll_per_m3x2_ck�YZdpll_per_m4x2_ck@158�ti,divider-clock�dpll_per_m4x2_ck�X�>�X�Pdpll_per_m5x2_ck@15c�ti,divider-clock�dpll_per_m5x2_ck�X�>�\�Pdpll_per_m6x2_ck@160�ti,divider-clock�dpll_per_m6x2_ck�X�>�`�P]dpll_per_m7x2_ck@164�ti,divider-clock�dpll_per_m7x2_ck�X�>�d�Pdpll_usb_ck@180�ti,omap4-dpll-j-type-clock �dpll_usb_ck�[�����\dpll_usb_clkdcoldo_ck@1b4�ti,fixed-factor-clock�dpll_usb_clkdcoldo_ck�\�>���Pdpll_usb_m2_ck@190�ti,divider-clock�dpll_usb_m2_ck�\�>���P`ducati_clk_mux_ck@100� ti,mux-clock�ducati_clk_mux_ck�Q]�func_12m_fclk�fixed-factor-clock�func_12m_fclk�^��func_24m_clk�fixed-factor-clock �func_24m_clk�_��func_24mc_fclk�fixed-factor-clock�func_24mc_fclk�^��func_48m_fclk@108�ti,divider-clock�func_48m_fclk�^��func_48mc_fclk�fixed-factor-clock�func_48mc_fclk�^��func_64m_fclk@108�ti,divider-clock�func_64m_fclk���func_96m_fclk@108�ti,divider-clock�func_96m_fclk�^��init_60m_fclk@104�ti,divider-clock�init_60m_fclk�`��cper_abe_nc_fclk@108�ti,divider-clock�per_abe_nc_fclk�T��usb_phy_cm_clk32k@640�ti,gate-clock�usb_phy_cm_clk32k���@lclockdomainsl3_init_clkdmti,clockdomain�l3_init_clkdm�\l4_ao_cm@600 ti,omap4-cm �l4_ao_cm�+ dclk@20 ti,clkctrl�l4_ao_clkctrl� �nl3_1_cm@700 ti,omap4-cm�l3_1_cm�+ dclk@20 ti,clkctrl �l3_1_clkctrl� �l3_2_cm@800 ti,omap4-cm�l3_2_cm�+ dclk@20 ti,clkctrl �l3_2_clkctrl� �ducati_cm@900 ti,omap4-cm �ducati_cm� + d clk@20 ti,clkctrl�ducati_clkctrl� ��l3_dma_cm@a00 ti,omap4-cm �l3_dma_cm� + d clk@20 ti,clkctrl�l3_dma_clkctrl� �al3_emif_cm@b00 ti,omap4-cm �l3_emif_cm� + d clk@20 ti,clkctrl�l3_emif_clkctrl� ��d2d_cm@c00 ti,omap4-cm�d2d_cm� + d clk@20 ti,clkctrl �d2d_clkctrl� �ml4_cfg_cm@d00 ti,omap4-cm �l4_cfg_cm� + d clk@20 ti,clkctrl�l4_cfg_clkctrl� �9l3_instr_cm@e00 ti,omap4-cm �l3_instr_cm�+ dclk@20 ti,clkctrl�l3_instr_clkctrl� $� ivahd_cm@f00 ti,omap4-cm �ivahd_cm�+ dclk@20 ti,clkctrl�ivahd_clkctrl� ��iss_cm@1000 ti,omap4-cm�iss_cm�+ dclk@20 ti,clkctrl �iss_clkctrl� �ql3_dss_cm@1100 ti,omap4-cm �l3_dss_cm�+ dclk@20 ti,clkctrl�l3_dss_clkctrl� ��l3_gfx_cm@1200 ti,omap4-cm �l3_gfx_cm�+ dclk@20 ti,clkctrl�l3_gfx_clkctrl� ��l3_init_cm@1300 ti,omap4-cm �l3_init_cm�+ dclk@20 ti,clkctrl�l3_init_clkctrl� ��bclock@1400 ti,omap4-cm �l4_per_cm�+ dclock@20 ti,clkctrl�l4_per_clkctrl� D�rclock@1a0 ti,clkctrl�l4_secure_clkctrl��<��target-module@56000ti,sysc-omap2ti,sysc�``,`(krevsyscsyss# � u! �a�fck+ d`dma-controller@0ti,omap4430-sdmati,omap-sdma�0K  �� ��target-module@58000ti,sysc-omap2ti,sysc����krevsyscsyss#�u! �b�fck+ d�Phsi@0 ti,omap4-hsi�@Pksysgdd �b�hsi_fck KG�gdd_mpu+ d@hsi-port@2000ti,omap4-hsi-port� (ktxrx KChsi-port@3000ti,omap4-hsi-port�08ktxrx KDtarget-module@5e000ti,sysc �disabled+ d� target-module@62000ti,sysc-omap2ti,sysc�   krevsyscsyss u �bH�fck+ d usbhstll@0 ti,usbhs-tll� KNtarget-module@64000ti,sysc-omap4ti,sysc�@@@krevsyscsyss�u �b8�fck+ d@usbhshost@0ti,usbhs-host�+ d �cde3�refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 �ehci-phyohci@800ti,ohci-omap3� KL�ehci@c00 ti,ehci-omap�  KMftarget-module@66000ti,sysc-omap2ti,sysc�```krevsyscsyss u �g�fckVhhrstctrl+ d`mmu@0ti,omap4-iommu� K+�segment@80000simple-pm-bus+d� �� �� �� �� �� �@@PP``pp` `p p� �� �� �� �� �� �� �� �target-module@29000ti,sysc �disabled+ d�target-module@2b000ti,sysc-omap2ti,sysc����krevsyscsyss �u! �b@�fck+ d�usb_otg_hs@0ti,omap4-musb��K\]�mcdma8ii @usb2-phyJU] fjr��2target-module@2d000ti,sysc-omap2ti,sysc����krevsyscsyss u! �b��fck+ d�ocp2scp@0ti,omap-ocp2scp�+ dusb2phy@80 ti,omap-usb2��Xfk�l�wkupclk�itarget-module@36000ti,sysc-omap2ti,sysc�```krevsyscsyssu! �m�fck+ d`target-module@4d000ti,sysc-omap2ti,sysc����krevsyscsyssu! �m�fck+ d�target-module@59000ti,sysc-omap4-srti,sysc��8ksyscu �n�fck+ d�smartreflex@0ti,omap4-smartreflex-mpu�� Ktarget-module@5b000ti,sysc-omap4-srti,sysc��8ksyscu �n�fck+ d�smartreflex@0ti,omap4-smartreflex-iva�� Kftarget-module@5d000ti,sysc-omap4-srti,sysc��8ksyscu �n�fck+ d�smartreflex@0ti,omap4-smartreflex-core�� Ktarget-module@60000ti,sysc �disabled+ dtarget-module@74000ti,sysc-omap4ti,sysc�@@ krevsysc u �9�fck+ d@mailbox@0ti,omap4-mailbox� K����mbox-ipu � ��mbox-dsp � ��target-module@76000ti,sysc-omap2ti,sysc�```krevsyscsyss u! �9�fck+ d`spinlock@0ti,omap4-hwspinlock��segment@100000simple-pm-bus+`d  00��������target-module@0ti,sysc-omap4ti,sysc� krevsyscu+ dpinmux@40 ti,omap4-padconfpinctrl-single�@�+�  ���defaultomcpdm-pins(������twl6040-pins\`}tsc2004-pinsPRuuart3-pins shsusbb1-pins`� �� � � � � � � � � � ohsusbb1-phy-rst-pinsL�i2c1-pins��yi2c3-pins��tmmc1-pins0�������twl6030-pins^Azuart2-pins ����xwl12xx-ctrl-pins"$&�mmc4-pins0�uart1-pins ����wmcspi1-pins �����mcsasp-pins�dss-dpi-pins�"$&(*,.0246tvxz|~�����������dss-hdmi-pinsZ\^�i2c4-pins���mmc5-pins8�  �gpio-led-pins>@�gpio-key-pinsb�ks8851-irq-pins<�hdmi-hpd-pinsX �backlight-pins�omap4_padconf_global@5a0sysconsimple-bus��p+ d�pppbias_regulator@60ti,pbias-omap4ti,pbias-omap�`�ppbias_mmc_omap4�pbias_mmc_omap4�w@-���target-module@2000ti,sysc �disabled+ d target-module@8000ti,sysc �disabled+ d�target-module@a000ti,sysc-omap4ti,sysc��� krevsysc � u, �q�fck+ d�segment@180000simple-pm-bus+segment@200000simple-pm-bus+hd�!��!�� �� �@ @P P` `p p ! 0!0� �� �!!`!`p!p@!@P!P�!��!�""`"`p"p�"��"��"��"��!��!�target-module@4000ti,sysc �disabled+ d@target-module@6000ti,sysc �disabled+ d`target-module@a000ti,sysc �disabled+ d�target-module@c000ti,sysc �disabled+ d�target-module@10000ti,sysc �disabled+ dtarget-module@12000ti,sysc �disabled+ d target-module@14000ti,sysc �disabled+ d@target-module@16000ti,sysc �disabled+ d`target-module@18000ti,sysc �disabled+ d�target-module@1c000ti,sysc �disabled+ d�target-module@1e000ti,sysc �disabled+ d�target-module@20000ti,sysc �disabled+ dtarget-module@26000ti,sysc �disabled+ d`target-module@28000ti,sysc �disabled+ d�target-module@2a000ti,sysc �disabled+ d�segment@280000simple-pm-bus+segment@300000simple-pm-bus+�d042@@2@ `2`p2p�2��2�3�2� �2�@1��1�@�1� �1� target-module@0ti,sysc �disabled+�d���@�� �� @@@ ``pp������ ��@interconnect@48000000ti,omap4-l4-persimple-pm-busV �r��fck0�HHHHHHkaplaia0ia1ia2ia3+dH H segment@0simple-pm-bus+�d  00@@PP``pp����PP``pp��������������������������  00 ` ` p p``pp����``pp����    � � � � � � � � � � � � � � � �  @ @ ` ` � �@ � � � � � �  0 0 @ @ P P � � � � � � � �    P P ` `  0 0 P Ptarget-module@20000ti,sysc-omap2ti,sysc�PTXkrevsyscsyssu! �r0�fck+ dserial@0ti,omap4-uart� KJ.�ldefaults�okaytarget-module@32000ti,sysc-omap2-timerti,sysc�   krevsyscsyss' u! �r�fck+ d timer@0ti,omap3430-timer���r�fcktimer_sys_ck K&target-module@34000ti,sysc-omap4-timerti,sysc�@@ krevsyscu �r �fck+ d@timer@0ti,omap4430-timer���r �fcktimer_sys_ck K'target-module@36000ti,sysc-omap4-timerti,sysc�`` krevsyscu �r(�fck+ d`timer@0ti,omap4430-timer���r(�fcktimer_sys_ck K(target-module@3e000ti,sysc-omap4-timerti,sysc��� krevsyscu �r0�fck+ d�timer@0ti,omap4430-timer���r0�fcktimer_sys_ck K-=target-module@40000ti,sysc �disabled+ dtarget-module@55000ti,sysc-omap2ti,sysc�PPQkrevsyscsyssu!�r@r@ �fckdbclk+ dPgpio@0ti,omap4-gpio� K@P  �target-module@57000ti,sysc-omap2ti,sysc�ppqkrevsyscsyssu!�rHrH �fckdbclk+ dpgpio@0ti,omap4-gpio� K@P  �target-module@59000ti,sysc-omap2ti,sysc����krevsyscsyssu!�rPrP �fckdbclk+ d�gpio@0ti,omap4-gpio� K @P  vtarget-module@5b000ti,sysc-omap2ti,sysc����krevsyscsyssu!�rXrX �fckdbclk+ d�gpio@0ti,omap4-gpio� K!@P  target-module@5d000ti,sysc-omap2ti,sysc����krevsyscsyssu!�r`r` �fckdbclk+ d�gpio@0ti,omap4-gpio� K"@P  ~target-module@60000ti,sysc-omap2ti,sysc��krevsyscsyssu! �r��fck+ di2c@0 ti,omap4-i2c� K=+defaultt�okay.�tsc2004@48 ti,tsc2004�Hdefaultu vK �disabledtmp105@49 ti,tmp105�Ieeprom@50microchip,24c32atmel,24c32�Ptarget-module@6a000ti,sysc-omap2ti,sysc��P�T�Xkrevsyscsyssu! �r �fck+ d�serial@0ti,omap4-uart� KH.�l�okaydefaultwtarget-module@6c000ti,sysc-omap2ti,sysc��P�T�Xkrevsyscsyssu! �r(�fck+ d�serial@0ti,omap4-uart� KI.�l�okaydefaultxtarget-module@6e000ti,sysc-omap2ti,sysc��P�T�Xkrevsyscsyssu! �r8�fck+ d�serial@0ti,omap4-uart� KF.�l �disabledtarget-module@70000ti,sysc-omap2ti,sysc��krevsyscsyssu! �r��fck+ di2c@0 ti,omap4-i2c� K8+defaulty�okay.�twl@48�H K ti,twl6030  defaultz{rtcti,twl4030-rtcK regulator-vaux1ti,twl6030-vaux1�B@-��regulator-vaux2ti,twl6030-vaux2�O�*��regulator-vaux3ti,twl6030-vaux3�B@-��regulator-vmmcti,twl6030-vmmc�O�-���regulator-vppti,twl6030-vpp�w@&%�regulator-vusimti,twl6030-vusim�-��-��Jregulator-vdacti,twl6030-vdac�regulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxioJregulator-vusbti,twl6030-vusb|regulator-v1v8ti,twl6030-v1v8Jregulator-v2v1ti,twl6030-v2v1J�usb-comparatorti,twl6030-usbK ^|pwmti,twl6030-pwmipwmledti,twl6030-pwmledigpadcti,twl6030-gpadcKttwl@4b ti,twl6040��Kdefault} Kw �~�����target-module@72000ti,sysc-omap2ti,sysc�   �krevsyscsyssu! �r��fck+ d i2c@0 ti,omap4-i2c� K9+ �disabledtarget-module@76000ti,sysc-omap4ti,sysc�`` krevsyscu �r�fck+ d`target-module@78000ti,sysc-omap2ti,sysc����krevsyscsyss u! �r8�fck+ d�elm@0ti,am3352-elm�  K �disabledtarget-module@86000ti,sysc-omap2-timerti,sysc�```krevsyscsyss' u! �r�fck+ d`timer@0ti,omap3430-timer���r�fcktimer_sys_ck K.=target-module@88000ti,sysc-omap4-timerti,sysc��� krevsyscu �r�fck+ d�timer@0ti,omap4430-timer���r�fcktimer_sys_ck K/=target-module@90000ti,sysc-omap2ti,sysc� � � krevsyscu �� �fck+ d rng@0 ti,omap4-rng�  K4target-module@96000ti,sysc-omap2ti,sysc� `�ksysc u �r��fck+ d `mcbsp@0ti,omap4-mcbsp��kmpu �r��fck K�common����� �txrx �disabledtarget-module@98000ti,sysc-omap4ti,sysc� � � krevsyscu �r��fck+ d �spi@0ti,omap4-mcspi� KA+�@��#�$�%�&�'�(�)�* �tx0rx0tx1rx1tx2rx2tx3rx3�okaydefault�eth@0ks8851default��n6� ~K target-module@9a000ti,sysc-omap4ti,sysc� � � krevsyscu �r��fck+ d �spi@0ti,omap4-mcspi� KB+� ��+�,�-�.�tx0rx0tx1rx1 �disabledtarget-module@9c000ti,sysc-omap4ti,sysc� � � krevsysc�u �b�fck+ d �mmc@0ti,omap4-hsmmc� KS� ��=�>�txrx#�default�0�<F�okaytarget-module@9e000ti,sysc �disabled+ d �target-module@a2000ti,sysc �disabled+ d target-module@a4000ti,sysc �disabled+d @ Ptarget-module@a5000ti,sysc-omap2ti,sysc� P0 P4 P8krevsyscsyssu! ���fck+ d Pdes@0 ti,omap4-des�� KR��u�t�txrxtarget-module@a8000ti,sysc �disabled+ d �@target-module@ad000ti,sysc-omap4ti,sysc� � � krevsysc�u �r�fck+ d �mmc@0ti,omap4-hsmmc� K^ ��M�N�txrx �disabledtarget-module@b0000ti,sysc �disabled+ d target-module@b2000ti,sysc-omap2ti,sysc�   krevsyscsyss!\ �rh�fck+ d 1w@0 ti,omap3-1w� K:target-module@b4000ti,sysc-omap4ti,sysc� @ @ krevsysc�u �b�fck+ d @mmc@0ti,omap4-hsmmc� KV ��/�0�txrx �disabledtarget-module@b8000ti,sysc-omap4ti,sysc� � � krevsyscu �r��fck+ d �spi@0ti,omap4-mcspi� K[+�����tx0rx0 �disabledtarget-module@ba000ti,sysc-omap4ti,sysc� � � krevsyscu �r��fck+ d �spi@0ti,omap4-mcspi� K0+���F�G�tx0rx0 �disabledtarget-module@d1000ti,sysc-omap4ti,sysc�   krevsysc�u �r�fck+ d mmc@0ti,omap4-hsmmc� K` ��9�:�txrx�okaydefault�0�I<W+wlcore@2 ti,wl1271� �K jI�target-module@d5000ti,sysc-omap4ti,sysc� P P krevsysc�u �r@�fck+ d Pmmc@0ti,omap4-hsmmc� K; ��;�<�txrx�okaydefault�0�< ~vsegment@200000simple-pm-bus+d55target-module@150000ti,sysc-omap2ti,sysc��krevsyscsyssu! �r��fck+ di2c@0 ti,omap4-i2c� K>+�okaydefault�.�target-module@48210000ti,sysc-omap4-simpleti,syscV� ���fck+ dH!mpu ti,omap4-mpu��interconnect@40100000ti,omap4-l4-abesimple-pm-bus�@@klaapV�+d@IIsegment@0simple-pm-bus+0d  00@@PP``pp������������  00����������������      IIIII I I0I0I@I@IPIPI`I`IpIpI�I�I�I�I�I�I�I�I�I�I�I�IIIII I I0I0I�I�I�I�I�I�I�I�I�I�I�I�I�I�I�I�IIIII I I I I I I I III I target-module@22000ti,sysc-omap2ti,sysc� �ksysc u �S(�fck+d I I mcbsp@0ti,omap4-mcbsp��I �kmpudma �S(�fck K�common����!�"�txrx �disabledtarget-module@24000ti,sysc-omap2ti,sysc�@�ksysc u �S0�fck+d@I@I@mcbsp@0ti,omap4-mcbsp��I@�kmpudma �S0�fck K�common������txrx �disabledtarget-module@26000ti,sysc-omap2ti,sysc�`�ksysc u �S8�fck+d`I`I`mcbsp@0ti,omap4-mcbsp��I`�kmpudma �S8�fck K�common������txrx �disabledtarget-module@28000ti,sysc-mcaspti,sysc��� krevsysc u �S �fck+0d�I�I� �I�I�mcasp@0ti,omap4-mcasp-audio� I�kmpudat Km�tx���tx �S �fck�� �disabledtarget-module@2e000ti,sysc-omap4ti,sysc��� krevsyscu �S�fck+d�I�I�dmic@0ti,omap4-dmic�I�kmpudma Kr��C�up_link �disabledtarget-module@30000ti,sysc-omap2ti,sysc�krevsyscsyss"u! �Sh�fck+dIIwdt@0ti,omap4-wdtti,omap3-wdt�� KPtarget-module@32000ti,sysc-omap4ti,sysc�   krevsyscu �S�fck+d I I �okaydefault�mcpdm@0ti,omap4-mcpdm�I kmpudma Kp��A�B�up_linkdn_link���pdmclk�target-module@38000ti,sysc-omap4-timerti,sysc��� krevsyscu �SH�fck+d�I�I�timer@0ti,omap4430-timer��I���SH��fcktimer_sys_ck K)�target-module@3a000ti,sysc-omap4-timerti,sysc��� krevsyscu �SP�fck+d�I�I�timer@0ti,omap4430-timer��I���SP��fcktimer_sys_ck K*�target-module@3c000ti,sysc-omap4-timerti,sysc��� krevsyscu �SX�fck+d�I�I�timer@0ti,omap4430-timer��I���SX��fcktimer_sys_ck K+�target-module@3e000ti,sysc-omap4-timerti,sysc��� krevsyscu �S`�fck+d�I�I�timer@0ti,omap4430-timer��I���S`��fcktimer_sys_ck K,=�target-module@80000ti,sysc �disabled+dIItarget-module@a0000ti,sysc �disabled+d I I target-module@c0000ti,sysc �disabled+d I I target-module@f1000ti,sysc-omap4ti,sysc� krevsysc� u �S�fck+dIItarget-module@50000000ti,sysc-omap2ti,sysc�PPPkrevsyscsyss u!� ��fck+dPP@gpmc@50000000ti,omap4430-gpmc�P+ K���rxtx���R�fck  @P �disabledtarget-module@52000000ti,sysc-omap4ti,sysc�RR krevsysc�u,V� �q�fck+ dRtarget-module@54000000ti,sysc-omap4-simpleti,syscV� ��fck+ dTpmuarm,cortex-a9-pmuK67target-module@55082000ti,sysc-omap2ti,sysc�U U U krevsyscsyss u ���fck8rstctrl dU +mmu@0ti,omap4-iommu� Kd+��target-module@4012c000ti,sysc-omap4ti,sysc�@�@� krevsyscu �S@�fck+d@�I�I�target-module@4e000000ti,sysc-omap2ti,sysc�NN krevsysc u dN+dmm@0 ti,omap4-dmm� Kqtarget-module@4c000000ti,sysc-omap4-simpleti,sysc�Lkrev ���fckp+ dLemif@0 ti,emif-4d� Kn��(target-module@4d000000ti,sysc-omap4-simpleti,sysc�Mkrev ���fckp+ dMemif@0 ti,emif-4d� Ko��(dsp ti,omap4-dsp ;�F�h �gMomap4-dsp-fw.xe64T[�� �disabledipu@55020000 ti,omap4-ipu�Ukl2ramF�88 ��Momap4-ipu-fw.xem3[�� �disabledtarget-module@4b501000ti,sysc-omap2ti,sysc�KP�KP�KP�krevsyscsyssu! ���fck+ dKPaes@0 ti,omap4-aes�� KU��o�n�txrxtarget-module@4b701000ti,sysc-omap2ti,sysc�Kp�Kp�Kp�krevsyscsyssu! ���fck+ dKpaes@0 ti,omap4-aes�� K@��r�q�txrxtarget-module@4b100000ti,sysc-omap3-shamti,sysc�KKKkrevsyscsyss u! ��(�fck+ dKsham@0ti,omap4-sham� K3��w�rxregulator-abb-mpu ti,abb-v2�abb_mpu+b��{2��okay�J0{�J0`J"h'kbase-addressint-addressefuse-addressx���O���1�regulator-abb-iva ti,abb-v2�abb_iva+b��{2��okay�J0{�J0`J"h'kbase-addressint-addressefuse-addressx�~�e �� ��target-module@56000000ti,sysc-omap4ti,sysc�V�V� krevsysc�uV� ���fck+ dVgpu@0#ti,omap4430-gpuimg,powervr-sgx540� Ktarget-module@58000000ti,sysc-omap2ti,sysc�XX krevsyss!V�0��� � � �fckhdmi_clksys_clktv_clk+ dXdss@0 ti,omap4-dss���okay ���fck+ dtarget-module@1000ti,sysc-omap2ti,sysc�krevsyscsyss u �!���  �fcksys_clk+ ddispc@0ti,omap4-dispc� K ���fcktarget-module@2000ti,sysc-omap2ti,sysc�   krevsyscsyss u!���  �fcksys_clk+ d encoder@0� �disabled��R�fckicktarget-module@3000ti,sysc-omap2ti,sysc�0krev �� �sys_clk+ d0encoder@0ti,omap4-venc� �disabled �� �fcktarget-module@4000ti,sysc-omap2ti,sysc�@@@krevsyscsyss u!+ d@encoder@0 ti,omap4-dsi�@ kprotophypll K5 �disabled���  �fcksys_clk+target-module@5000ti,sysc-omap2ti,sysc�PPPkrevsyscsyss u!+ dPencoder@0 ti,omap4-dsi�@ kprotophypll KT �disabled���  �fcksys_clk+target-module@6000ti,sysc-omap4ti,sysc�`` krevsyscu�� � �fckdss_clk+ d` encoder@0ti,omap4-hdmi �kwppllphycore Ke�okay�� �  �fcksys_clk��L �audio_txdefault���portendpoint���target-module@5a000000ti,sysc-omap4ti,sysc�Z�Z� krevsysc � uV��rstctrl ���fck+dZZ[[iva ti,ivahdbandgap@4a002260�J"`J#,J#xti,omap4460-bandgap K~ ����thermal-zonescpu_thermal������\��۫tripscpu_alert��'��passive�cpu_crit�H'� �criticalcooling-mapsmap02� 7���������memory@80000000�memory��@soundti,abe-twl6040 FVAR-SOM-OM44OI�\�e�LpHeadset StereophoneHSOLHeadset StereophoneHSORAFMLLine InAFMRLine Inhsusb1_phyusb-nop-xceivdefault�� �~����3 �main_clk.$�ffixedregulator-vbatregulator-fixed�VBAT�2Z�2Z�J��wl12xx_vmmcdefault�regulator-fixed�vwl1271�w@w@ �� �p��leds gpio-ledsdefault�led0�var:green:led0 �~  �heartbeatled1�var:green:led1 �~ gpio-keys gpio-keysdefault�+user-key@184�user �~��connectorhdmi-connectordefault��hdmi�a ��portendpoint��� compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3mmc0mmc1mmc2mmc3mmc4serial0serial1serial2serial3rproc0rproc1display0device_typenext-level-cacheregclocksclock-namesclock-latencyoperating-points#cooling-cellsphandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptspower-domainsrangesreg-namesti,sysc-sidle#clock-cellsclock-output-namesti,index-starts-at-oneti,bit-shiftclock-multclock-divti,max-divti,dividers#power-domain-cells#reset-cellsti,sysc-maskti,syss-maskti,gpio-always-ongpio-controller#gpio-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsstatus#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinsclock-frequencyti,autoidle-shiftti,invert-autoidle-bitti,index-power-of-twoassigned-clock-ratesti,clock-divti,clock-multti,sysc-midle#dma-cellsdma-channelsdma-requestsinterrupt-namesport1-moderemote-wakeup-connectedphysresetsreset-names#iommu-cellsusb-phyphy-namesmultipointnum-epsram-bitsctrl-moduleinterface-typepower#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rx#hwlock-cellssysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,sysc-delay-usti,timer-pwmregulator-always-onusb-supply#pwm-cells#io-channel-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highti,buffer-sizedmasdma-namesti,spi-num-csspi-max-frequencyti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthti,non-removablecap-power-off-cardref-clock-frequencycd-gpiossramop-modeserial-dirti,timer-dspti,no-idle-on-initgpmc,num-csgpmc,num-waitpinsti,iommu-bus-err-backphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertti,bootregiommusfirmware-namemboxesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdda-supplyremote-endpoint#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-deviceti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingreset-gpiosvcc-supplyregulator-boot-onstartup-delay-uslabellinux,default-triggerlinux,codewakeup-sourcehpd-gpios