� ��4�80�(�0\2STMicroelectronics STM32MP135F-DK Discovery Board !st,stm32mp135f-dkst,stm32mp135cpuscpu@0!arm,cortex-a7,cpu8<arm-pmu!arm,cortex-a7-pmu D�Obfirmwareopteessmc!linaro,optee-tzscmi!linaro,scmi-opteez�protocol@148�<protocol@168�interrupt-controller@a0021000!arm,cortex-a7-gic��8�� <psci !arm,psci-1.0ssmctimer!arm,armv7-timer0D   b�soc !simple-busb�sram@2ffff000 !mmio-sram8/�� �/��scmi-sram@0!arm,scmi-shmem8�<spi@4000b000!st,stm32h7-spi8@� D%�`�5  �'(�rxtx disabledspi@4000c000!st,stm32h7-spi8@� D4�a�5  �=>�rxtx disabledserial@40010000!st,stm32h7-uart8@ D5��5okay defaulti2c@40012000!st,stm32mp13-i2c8@  %eventerrorD !�d�5 5Cokay defaultsleepU _`v�B@i2c@40013000!st,stm32mp13-i2c8@0 %eventerrorD"#�e�5 �#$�rxtx 5C disabledspi@44004000!st,stm32h7-spi8D@ D$�_�5H �%&�rxtx disableddma-controller@48000000 !st,stm32-dma8H`D   0�5�6����< dma-controller@48001000 !st,stm32-dma8H`D9:;<=EFG�6�6����< dma-router@48002000!st,stm32h7-dmamux8H @�7�6��� ���<spi@4c002000!st,stm32h7-spi8L  DU�b�6B �ST�rxtx disabledspi@4c003000!st,stm32h7-spi8L0 DV�c�6C �UV�rxtx disabled defaultsleep U i2c@4c004000!st,stm32mp13-i2c8L@ %eventerrorDIJ�f�6D �IJ�rxtx 5C disabledi2c@4c005000!st,stm32mp13-i2c8LP %eventerrorD]^�g�6E �KL�rxtx 5C disabledi2c@4c006000!st,stm32mp13-i2c8L` %eventerrorDrs�h�6F 5Cokay defaultsleepU_�v��rcc@50000000!st,stm32mp13-rccsyscon8P���hsehsicsilselsi(�<interrupt-controller@5000d000!st,stm32mp13-extisyscon��8P�<syscon@50020000!st,stm32mp157-syscfgsyscon8P�(<dma-controller@58000000!st,stm32h7-mdma8X Dk�E�� �0mmc@58005000(!st,stm32-sdmmc2arm,pl18xarm,primecell� %1�8XPX` D2%cmd_irq�U �apb_pclk�7�� ���okay defaultopendrainsleepU.8BMYcmmc@58007000(!st,stm32-sdmmc2arm,pl18xarm,primecell� %1�8XpX� Dl%cmd_irq�V �apb_pclk�7�� ��� disabledwatchdog@5a002000!st,stm32mp1-iwdg8Z �- �pclklsiokayo rtc@5c004000!st,stm32mp1-rtc8\@ {� �pclkrtc_ckokayefuse@5c005000!st,stm32mp15-bsec8\Ppart_number_otp@48� calib@5c8\calib@5e8^pinctrl@50002000!st,stm32mp135-pinctrl �P �b �`��<gpio@50002000����8�9�GPIOA��<gpio@50003000����8�:�GPIOB��gpio@50004000����8 �;�GPIOC�� gpio@50005000����80�<�GPIOD��0gpio@50006000����8@�=�GPIOE��@gpio@50007000����8P�>�GPIOF��Pgpio@50008000����8`�?�GPIOG��`gpio@50009000����8p�@�GPIOH��pgpio@5000a000����8��A�GPIOI���i2c1-0<pins�<H�i2c1-sleep-0< pins�<Hi2c5-0<pins�1v�i2c5-sleep-0<pins�1vsdmmc1-b4-0<pins�( ) * + 2 �sdmmc1-b4-od-0<pins1�( ) * + �pins2�2 �sdmmc1-b4-sleep-0<pins�()*+,2sdmmc1-clk-0<pins�, �sdmmc2-b4-0pins�    f +sdmmc2-b4-od-0pins1�    +pins2�f +sdmmc2-b4-sleep-0pins�Cfsdmmc2-clk-0pins�C +spi5-0< pins1�ws�pins2��spi5-sleep-0< pins �wsuart4-0<pins1�6 �pins2�8 �can@4400e000 !bosch,m_can8D�D8m_canmessage_ramD %int0int1�� �hclkcclk B  disabledcan@4400f000 !bosch,m_can8D�D(8m_canmessage_ramD %int0int1�� �hclkcclk B  disabledcrypto@54002000!st,stm32mp1-cryp8T  DP�B�7D disabledaliasesQ/soc/serial@40010000memory@c0000000,memory8� reserved-memory�optee@dd0000008�Ygpio-keys !gpio-keysuser-pa13 `User-PA13f � leds !gpio-ledsled-blue qheartbeatz � �heartbeat�offvdd-sd!regulator-fixed�vdd_sd�,@ �,@ �< #address-cells#size-cellsmodelcompatibledevice_typeregphandleinterruptsinterrupt-affinityinterrupt-parentmethodlinaro,optee-channel-idshmem#clock-cells#reset-cells#interrupt-cellsinterrupt-controlleralways-onrangesclocksresetsdmasdma-namesstatuspinctrl-namespinctrl-0interrupt-namesst,syscfg-fmpi2c-analog-filterpinctrl-1i2c-scl-rising-time-nsi2c-scl-falling-time-nsclock-frequency#dma-cellsst,mem2memdma-requestsdma-mastersdma-channelsclock-namesarm,primecell-periphidcap-sd-highspeedcap-mmc-highspeedmax-frequencypinctrl-2broken-cddisable-wpst,neg-edgebus-widthvmmc-supplytimeout-secinterrupts-extendedbitsst,syscfgpins-are-numberedgpio-controller#gpio-cellsst,bank-namengpiosgpio-rangespinmuxbias-disabledrive-open-drainslew-ratedrive-push-pullbias-pull-upreg-namesbosch,mram-cfgserial0no-maplabellinux,codefunctioncolorlinux,default-triggerdefault-stateregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-on