� ���w8�$( S��google,veyron-fievel-rev8google,veyron-fievel-rev7google,veyron-fievel-rev6google,veyron-fievel-rev5google,veyron-fievel-rev4google,veyron-fievel-rev3google,veyron-fievel-rev2google,veyron-fievel-rev1google,veyron-fievel-rev0google,veyron-fievelgoogle,veyronrockchip,rk3288&7Google Fievelaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000�/serial@ff190000�/serial@ff690000�/serial@ff1b0000�/serial@ff1c0000�/spi@ff110000�/spi@ff120000�/spi@ff130000arm-pmuarm,cortex-a12-pmu0������cpus�rockchip,rk3066-smp�cpu@500�cpuarm,cortex-a12��'�@5<rV bcpu@501�cpuarm,cortex-a12��'�@5<rbcpu@502�cpuarm,cortex-a12��'�@5<rbcpu@503�cpuarm,cortex-a12��'�@5<rbopp-table-0operating-points-v2jbopp-126000000u���| ��opp-216000000u ��| ��opp-408000000uQ�| ��opp-600000000u#�F| ��opp-696000000u)||~�opp-816000000u0�,|B@opp-1008000000u<�|�opp-1200000000uG��|��opp-1416000000uTfr|O�opp-1512000000uZJ|�opp-1608000000u_�"|� opp-1704000000ue��|�popp-1800000000ukI�|\�reserved-memory�dma-unusable@fe000000��oscillator fixed-clock�n6�xin24m�b timerarm,armv7-timer�0�   �n6�timer@ff810000rockchip,rk3288-timer���  �H 5a  �pclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshc�р 5�Drv�biuciuciu-driveciu-sample � �� @��'reset 3disabledmmc@ff0d0000rockchip,rk3288-dw-mshc�р 5�Esw�biuciuciu-driveciu-sample �!�� @��'reset3okay:DUbx ��default �������btmrvl@2marvell,sd8897-bt�&�� �default�mmc@ff0e0000rockchip,rk3288-dw-mshc�р 5�Ftx�biuciuciu-driveciu-sample �"��@��'reset 3disabledmmc@ff0f0000rockchip,rk3288-dw-mshc�р 5�Guy�biuciuciu-driveciu-sample �#��@��'reset3okay: �:Ex��default �saradc@ff100000rockchip,saradc�� �$T5I[�saradcapb_pclk�W 'saradc-apb 3disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5AR�spiclkapb_pclkf  ktxrx �,�default��� 3disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BS�spiclkapb_pclkf ktxrx �-�default� !�� 3disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CT�spiclkapb_pclkfktxrx �.�default�"#$%��3okayu flash@0jedec,spi-nor�����i2c@ff140000rockchip,rk3288-i2c�� �>�i2c5M�default�&3okay���2�dtpm@20infineon,slb9645tt� �i2c@ff150000rockchip,rk3288-i2c�� �?�i2c5O�default�' 3disabledi2c@ff160000rockchip,rk3288-i2c�� �@�i2c5P�default�(3okay���2�,ts3a227e@3b ti,ts3a227e�;&)��default�*�b�i2c@ff170000rockchip,rk3288-i2c�� �A�i2c5Q�default�+ 3disabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart�� �7��5MU�baudclkapb_pclkfktxrx�default �,-.3okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart�� �8��5NV�baudclkapb_pclkfktxrx�default�/3okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart��i �9��5OW�baudclkapb_pclk�default�03okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �:��5PX�baudclkapb_pclkfktxrx�default�1 3disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �;��5QY�baudclkapb_pclkf  ktxrx�default�2 3disableddma-controller@ff250000arm,pl330arm,primecell��%@�)5� �apb_pclkbthermal-zonesreserve-thermal@�V�d3cpu-thermal@dV�d3tripscpu_alert0tp���passiveb4cpu_alert1t$����passiveb5cpu_critt���� �criticalcooling-mapsmap0�40�����������������map1�50���������������������������������gpu-thermal@dV�d3tripsgpu_alert0t4���passiveb6gpu_critt���� �criticalcooling-mapsmap0�6 �7��������tsadc@ff280000rockchip,rk3288-tsadc��( �%5HZ�tsadcapb_pclk�� 'tsadc-apb�initdefaultsleep�8�9�8��:��H3okay�b3ethernet@ff290000rockchip,rk3288-gmac��)�macirqeth_wake_irq�:85�fgc��]M�stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac�B 'stmmaceth3okay/�?;Vinputc<nrgmiiw=�default�>?@A��0 �� �'u0�mdio0snps,dwmac-mdioethernet-phy@1�b<usb@ff500000 generic-ehci��P �5��B�usb3okay�usb@ff520000 generic-ohci��R �)5��B�usb 3disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��T �5��otghost�C �usb2-phy 3okay!usb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��X �5��otghost8JY��@@ �D �usb2-phy3okay/z?D!usb@ff5c0000 generic-ehci��\ �5� 3disableddma-controller@ff600000arm,pl330arm,primecell��`@�)5� �apb_pclk 3disabledi2c@ff650000rockchip,rk3288-i2c��e �<�i2c5L�default�E3okay���2�dpmic@1brockchip,rk808��xin32kwifibt_32kin&)��default �FGHh�����������I�J JKb�regulatorsDCDC_REG1vdd_arm*>P q�h �qb regulator-state-mem�DCDC_REG2vdd_gpu*>P 5h��qbregulator-state-mem�DCDC_REG3 vcc135_ddr*>regulator-state-mem�DCDC_REG4vcc_18*>Pw@hw@bregulator-state-mem��w@LDO_REG3vdd_10*>PB@hB@regulator-state-mem��B@LDO_REG7 vdd10_lcd*>PB@hB@regulator-state-mem�SWITCH_REG1 vcc33_lcd*>baregulator-state-mem�LDO_REG6 vcc18_codec*>Pw@hw@bbregulator-state-mem�LDO_REG2*>Pw@hw@ vdd18_lcdtregulator-state-mem�LDO_REG8*>P2Z�h2Z� vcc33_ccdregulator-state-mem�SWITCH_REG2 vcc33_lanb=i2c@ff660000rockchip,rk3288-i2c��f �=�i2c5N�default�L3okay����2� max98090@10maxim,max98090�&M��mclk5q�default�Nb�pwm@ff680000rockchip,rk3288-pwm��h��default�O5_ 3disabledpwm@ff680010rockchip,rk3288-pwm��h��default�P5_3okayb�pwm@ff680020rockchip,rk3288-pwm��h ��default�Q5_ 3disabledpwm@ff680030rockchip,rk3288-pwm��h0��default�R5_ 3disabledsram@ff700000 mmio-sram��p���p�smp-sram@0rockchip,rk3066-smp-sram�sram@ff720000#rockchip,rk3288-pmu-srammmio-sram��rpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd��sbpower-controller!rockchip,rk3288-power-controller�/h? bfpower-domain@9� �5��������������chgfdehilkj$STUVWXYZ[�power-domain@11� 5�op\]�power-domain@12� 5��^�power-domain@13� 5�_`�reboot-modesyscon-reboot-mode�RB�RB�)RB� 9RB�syscon@ff740000rockchip,rk3288-sgrfsyscon��tclock-controller@ff760000rockchip,rk3288-cru��v5 �xin24m�:�EH/��j��k$R#g��ׄ�e��рxh���рxh�bsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd��wb:edp-phyrockchip,rk3288-dp-phy5h�24mg 3disabledbvio-domains"rockchip,rk3288-io-voltage-domain3okayrI|��I�I�a��busbphyrockchip,rk3288-usb-phy3okayusb-phy@320g� 5]�phyclk��� 'phy-resetbDusb-phy@334g�45^�phyclk��� 'phy-resetbBusb-phy@348g�H5_�phyclk��� 'phy-resetbCwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt���5p �O3okaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif����5T� �mclkhclkfcktx �6�default�d�: 3disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s���� �55R��i2s_clki2s_hclkfccktxrx�default�e� 3okayb�crypto@ff8a0000rockchip,rk3288-crypto���@ �0 5��}��aclkhclksclkapb_pclk�� 'crypto-rstiommu@ff900800rockchip,iommu���@ �5�� �aclkiface  3disablediommu@ff914000rockchip,iommu ���@��P �5�� �aclkiface  + 3disabledrga@ff920000rockchip,rk3288-rga���� �5��j�aclkhclksclk Ff �ilm 'coreaxiahbvop@ff930000rockchip,rk3288-vop ������ �5����aclk_vopdclk_vophclk_vop Ff �def 'axiahbdclk Tg3okayportb endpoint@0� [hb{endpoint@1� [ibwendpoint@2� [jbqendpoint@3� [kbtiommu@ff930300rockchip,iommu��� �5�� �aclkiface Ff  3okaybgvop@ff940000rockchip,rk3288-vop ������ �5����aclk_vopdclk_vophclk_vop Ff ���� 'axiahbdclk Tl 3disabledportb endpoint@0� [mb|endpoint@1� [nbxendpoint@2� [obrendpoint@3� [pbuiommu@ff940300rockchip,iommu��� �5�� �aclkiface Ff   3disabledblmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi���@ �5~d �refpclk Ff �: 3disabledportsportendpoint@0� [qbjendpoint@1� [rbolvds@ff96c000rockchip,rk3288-lvds����@5g �pclk_lvds�lcdc�s Ff �: 3disabledportsport@0�endpoint@0� [tbkendpoint@1� [ubpdp@ff970000rockchip,rk3288-dp���@ �b5ic�dppclk�v�dp Ff �o'dp�: 3disabledportsport@0�endpoint@0� [wbiendpoint@1� [xbnhdmi@ff980000rockchip,rk3288-dw-hdmi������: �g5hmn�iahbisfrcec Ff 3okay�defaultunwedge�y�zb�portsportendpoint@0� [{bhendpoint@1� [|bmvideo-codec@ff9a0000rockchip,rk3288-vpu����   vepuvdpu5�� �aclkhclk T} Ff iommu@ff9a0800rockchip,iommu��� � 5�� �aclkiface  Ff b}iommu@ff9c0440rockchip,iommu ���@@���@ �o5�� �aclkiface  3disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760���$� jobmmugpu5�~ Ff 3okay kb7opp-table-1operating-points-v2b~opp-100000000u��|~�opp-200000000u ��|~�opp-300000000u�|B@opp-400000000uׄ|��opp-600000000u#�F|�qos@ffaa0000rockchip,rk3288-qossyscon��� b_qos@ffaa0080rockchip,rk3288-qossyscon���� b`qos@ffad0000rockchip,rk3288-qossyscon��� bTqos@ffad0100rockchip,rk3288-qossyscon��� bUqos@ffad0180rockchip,rk3288-qossyscon���� bVqos@ffad0400rockchip,rk3288-qossyscon��� bWqos@ffad0480rockchip,rk3288-qossyscon���� bXqos@ffad0500rockchip,rk3288-qossyscon��� bSqos@ffad0800rockchip,rk3288-qossyscon��� bYqos@ffad0880rockchip,rk3288-qossyscon���� bZqos@ffad0900rockchip,rk3288-qossyscon��� b[qos@ffae0000rockchip,rk3288-qossyscon��� b^qos@ffaf0000rockchip,rk3288-qossyscon��� b\qos@ffaf0080rockchip,rk3288-qossyscon���� b]dma-controller@ffb20000arm,pl330arm,primecell���@�)5� �apb_pclkbcefuse@ffb40000rockchip,rk3288-efuse��� 5q �pclk_efusecpu-id@7�cpu_leakage@17�interrupt-controller@ffc01000 arm,gic-400 w �@����� ��@ ��`  � bpinctrlrockchip,rk3288-pinctrl�:���defaultsleep����������������gpio@ff750000rockchip,gpio-bank��u �Q5@ � � w �� �PMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LHUB_USB1_nFALUTPHY_PMEBPHY_INTRECOVERY_SW_LOTP_OUTUSB_OTG_POWER_ENAP_WARM_RESET_HUSB_OTG_nFALUTI2C0_SDA_PMICI2C0_SCL_PMICDEVMODE_LUSB_INTb)gpio@ff780000rockchip,gpio-bank��x �R5A � � w �gpio@ff790000rockchip,gpio-bank��y �S5B � � w �i �CONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LBL_PWR_ENTOUCH_INTTOUCH_RSTI2C3_SCL_TPI2C3_SDA_TPb�gpio@ff7a0000rockchip,gpio-bank��z �T5C � � w �� �FLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7VCC5V_GOOD_HFLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOPHY_TXD2PHY_TXD3MAC_RXD2MAC_RXD3PHY_TXD0PHY_TXD1MAC_RXD0MAC_RXD1gpio@ff7b0000rockchip,gpio-bank��{ �U5D � � w �� �MAC_MDCMAC_RXDVMAC_RXERMAC_CLKPHY_TXENMAC_MDIOMAC_RXCLKPHY_RSTPHY_TXCLKUART0_RXDUART0_TXDUART0_CTS_LUART0_RTS_LSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEbgpio@ff7c0000rockchip,gpio-bank��| �V5E � � w �� �USB_OTG_CTL1HUB_USB2_CTL1HUB_USB2_PWR_ENHUB_USB_ILIM_SELUSB_OTG_STATUS_LHUB_USB1_CTL1HUB_USB1_PWR_ENVCC50_HDMI_ENb�gpio@ff7d0000rockchip,gpio-bank��} �W5F � � w �� �I2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETHUB_USB2_nFALUTUSB_OTG_ILIM_SELbMgpio@ff7e0000rockchip,gpio-bank��~ �X5G � � w �� �LCD_BL_PWMPWM_LOGBL_ENPWR_LED1TPM_INT_HSPK_ONAP_FLASH_WP_LCPU_NMIDVSOKEDP_HPDDVS1LCD_ENDVS2HDMI_CECI2C4_SDAI2C4_SCLI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXDbJgpio@ff7f0000rockchip,gpio-bank�� �Y5H � � w �^ �RAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 ��hdmi-cec-c7 ��hdmi-ddc ���byhdmi-ddc-unwedge ���bzvcc50-hdmi-en ��b�pcfg-output-low �b�pcfg-pull-up �b�pcfg-pull-down �b�pcfg-pull-none �b�pcfg-pull-none-12ma � b�suspendglobal-pwroff ��b�ddrio-pwroff ��b�ddr0-retention ��b�ddr1-retention ��edpedp-hpd � �i2c0i2c0-xfer ���bEi2c1i2c1-xfer ���b&i2c2i2c2-xfer � � �bLi2c3i2c3-xfer ���b'i2c4i2c4-xfer ���b(i2c5i2c5-xfer ���b+i2s0i2s0-bus` �������belcdclcdc-ctl@ �����bssdmmcsdmmc-clk ��sdmmc-cmd ��sdmmc-cd ��sdmmc-bus1 ��sdmmc-bus4@ �����sdio0sdio0-bus1 ��sdio0-bus4@ �����bsdio0-cmd ��bsdio0-clk ��bsdio0-cd ��sdio0-wp ��sdio0-pwr ��sdio0-bkpwr ��sdio0-int ��wifienable-h ��b�bt-enable-l ��bt-host-wake ��bt-host-wake-l ��bbt-dev-wake-sleep ��b�bt-dev-wake-awake ��b�bt-dev-wake ��sdio1sdio1-bus1 ��sdio1-bus4@ �����sdio1-cd ��sdio1-wp ��sdio1-bkpwr ��sdio1-int ��sdio1-cmd ��sdio1-clk ��sdio1-pwr � �emmcemmc-clk ��bemmc-cmd ��bemmc-pwr � �emmc-bus1 ��emmc-bus4@ �����emmc-bus8� ���������bemmc-reset � �b�spi0spi0-clk � �bspi0-cs0 � �bspi0-tx ��bspi0-rx ��bspi0-cs1 ��spi1spi1-clk � �bspi1-cs0 � �b!spi1-rx ��b spi1-tx ��bspi2spi2-cs1 ��spi2-clk ��b"spi2-cs0 ��b%spi2-rx ��b$spi2-tx � �b#uart0uart0-xfer ���b,uart0-cts ��b-uart0-rts ��b.uart1uart1-xfer �� �b/uart1-cts � �uart1-rts � �uart2uart2-xfer ���b0uart3uart3-xfer ���b1uart3-cts � �uart3-rts � �uart4uart4-xfer ���b2uart4-cts � �uart4-rts � �tsadcotp-pin � �b8otp-out � �b9pwm0pwm0-pin ��bOpwm1pwm1-pin ��bPpwm2pwm2-pin ��bQpwm3pwm3-pin ��bRgmacrgmii-pins� ������������ ����b>rmii-pins� �����������phy-rst ��b?phy-pmeb ��b@phy-int ��bAspdifspdif-tx � �bdpcfg-pull-none-drv-8ma � b�pcfg-pull-up-drv-8ma � pcfg-output-high b�buttonspwr-key-l ��b�pmicpmic-int-l ��bFdvs-1 � �bGdvs-2 ��bHrebootap-warm-reset-h � �b�recovery-switchrec-mode-l � �tpmtpm-int-h ��write-protectfw-wp-ap ��codechp-det ��b�int-codec ��bNmic-det � �b�headsetts3a227e-int-l ��b*buck-5vdrv-5v ��b�ledspwr-led1-on ��b�pwr-led1-blink ��b�usb-bc12usb-otg-ilim-sel ��b�usb-usb-ilim-sel ��b�usb-hosthub_usb1_pwr_en ��b�hub_usb2_pwr_en ��b�usb_otg_pwr_en � �b�chosen &serial2:115200n8memory�memory��power-button gpio-keys�default��key-power 2Power ) 8t Cd�gpio-restart gpio-restart ) �default�� U�emmc-pwrseqmmc-pwrseq-emmc���default ^� bsdio-pwrseqmmc-pwrseq-simple5� �ext_clock�default�� ^b vcc-5vregulator-fixedvcc_5v*>PLK@hLK@ j �J�default��bKvcc33-sysregulator-fixed vcc33_sys*>P2Z�h2Z�bvcc50-hdmiregulator-fixed vcc50_hdmi*> }K j ���default��vdd-logicpwm-regulator vdd_logic ��� � �{ ��*>P~�h�p��sound!rockchip,rockchip-audio-max98090�default��� �VEYRON-I2S �� �� �M M  (� ?�vccsysregulator-fixedvccsys>*vcc33-ioregulator-fixed*> vcc33_iobIvcc5-host1-regulatorregulator-fixed j ���default�� vcc5_host1*>vcc5-host2-regulatorregulator-fixed j ���default�� vcc5_host2*>vcc5v-otg-regulatorregulator-fixed j �) �default�� vcc5_otg*>external-gmac-clock fixed-clock��sY@ �ext_gmacb; #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablepinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplymarvell,wakeup-pincap-mmc-highspeedrockchip,default-sample-phasedisable-wpmmc-hs200-1_8v#io-channel-cellsdmasdma-namesrx-sample-delay-nsspi-max-frequencyi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-handlephy-modephy-supplyrx_delaytx_delaysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-uswakeup-sourcephysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplydvs-gpiosvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosenable-active-highvin-supplypwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codec