� ���8��( X�t'firefly,firefly-rk3288rockchip,rk3288&7Firefly-RK3288aliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000�/serial@ff190000�/serial@ff690000�/serial@ff1b0000�/serial@ff1c0000�/spi@ff110000�/spi@ff120000�/spi@ff130000arm-pmuarm,cortex-a12-pmu0������cpus�rockchip,rk3066-smp�cpu@500�cpuarm,cortex-a12��'�@5<rV bcpu@501�cpuarm,cortex-a12��'�@5<rbcpu@502�cpuarm,cortex-a12��'�@5<rbcpu@503�cpuarm,cortex-a12��'�@5<rbopp-table-0operating-points-v2jbopp-126000000u���| ��opp-216000000u ��| ��opp-312000000u��| ��opp-408000000uQ�| ��opp-600000000u#�F| ��opp-696000000u)||~�opp-816000000u0�,|B@opp-1008000000u<�|�opp-1200000000uG��|��opp-1416000000uTfr|O�opp-1512000000uZJ|� opp-1608000000u_�"|�preserved-memory�dma-unusable@fe000000��oscillator fixed-clock�n6�xin24m�b timerarm,armv7-timer�0�   �n6�timer@ff810000rockchip,rk3288-timer���  �H 5a  �pclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshc�р 5�Drv�biuciuciu-driveciu-sample � �� @��'reset3okay:DVg�y�default� ��mmc@ff0d0000rockchip,rk3288-dw-mshc�р 5�Esw�biuciuciu-driveciu-sample �!�� @��'reset3okay:y��default ���mmc@ff0e0000rockchip,rk3288-dw-mshc�р 5�Ftx�biuciuciu-driveciu-sample �"��@��'reset 3disabledmmc@ff0f0000rockchip,rk3288-dw-mshc�р 5�Guy�biuciuciu-driveciu-sample �#��@��'reset3okay:Dy��default���saradc@ff100000rockchip,saradc�� �$�5I[�saradcapb_pclk�W 'saradc-apb3okay�b�spi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5AR�spiclkapb_pclk�  �txrx �,�default� !"#��3okayspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BS�spiclkapb_pclk� �txrx �-�default�$%&'�� 3disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CT�spiclkapb_pclk��txrx �.�default�()*+�� 3disabledi2c@ff140000rockchip,rk3288-i2c�� �>�i2c5M�default�,3okayi2c@ff150000rockchip,rk3288-i2c�� �?�i2c5O�default�- 3disabledi2c@ff160000rockchip,rk3288-i2c�� �@�i2c5P�default�.3okayi2c@ff170000rockchip,rk3288-i2c�� �A�i2c5Q�default�/3okayb{serial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart�� �7��5MU�baudclkapb_pclk��txrx�default �0123okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart�� �8��5NV�baudclkapb_pclk��txrx�default�33okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart��i �9��5OW�baudclkapb_pclk�default�43okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �:��5PX�baudclkapb_pclk��txrx�default�53okayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �;��5QY�baudclkapb_pclk�  �txrx�default�6 3disableddma-controller@ff250000arm,pl330arm,primecell��%@�-5� �apb_pclkbthermal-zonesreserve-thermalD�Z�h7cpu-thermalDdZ�h7tripscpu_alert0xp���passiveb8cpu_alert1x$����passiveb9cpu_critx_��� �criticalcooling-mapsmap0�80�����������������map1�90���������������������������������gpu-thermalDdZ�h7tripsgpu_alert0xp���passiveb:gpu_critx_��� �criticalcooling-mapsmap0�: �;��������tsadc@ff280000rockchip,rk3288-tsadc��( �%5HZ�tsadcapb_pclk�� 'tsadc-apb�initdefaultsleep�<�=�<��>�s3okay�b7ethernet@ff290000rockchip,rk3288-gmac��)�#macirqeth_wake_irq�>85�fgc��]M�stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac�B 'stmmaceth3okay3�C?Zinput�default�@ABCgDrrgmii{ �'B@ �E�0�usb@ff500000 generic-ehci��P �5��F�usb 3disabledusb@ff520000 generic-ohci��R �)5��F�usb 3disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��T �5��otg�host�G �usb2-phy�3okay�default�Husb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��X �5��otg�otg���@@ �I �usb2-phy3okayusb@ff5c0000 generic-ehci��\ �5� 3disableddma-controller@ff600000arm,pl330arm,primecell��`@�-5� �apb_pclk 3disabledi2c@ff650000rockchip,rk3288-i2c��e �<�i2c5L�default�J3okay��syr827@40silergy,syr827&�@Cvdd_cpuR �Pj�p���,�@�b syr828@41silergy,syr828&�ACvdd_gpuR �Pj�p��b�rtc@51haoyu,hym8563�Q��xin32k&K��default�Lact8846@5aactive-semi,act8846�Z�default�MN��(4@OregulatorsREG1Cvcc_ddrRO�jO��REG2Cvcc_ioR2Z�j2Z��bREG3Cvdd_logR��j���REG4Cvcc_20R��j���bOREG5 Cvccio_sdR2Z�j2Z��bREG6 Cvdd10_lcdRB@jB@�REG7Cvcca_18Rw@jw@REG8Cvcca_33R2Z�j2Z�bcREG9Cvcc_lanR2Z�j2Z�bDREG10Cvdd_10RB@jB@�REG11Cvcc_18Rw@jw@�bREG12 Cvcc18_lcdRw@jw@�i2c@ff660000rockchip,rk3288-i2c��f �=�i2c5N�default�P3okaypwm@ff680000rockchip,rk3288-pwm��hL�default�Q5_ 3disabledpwm@ff680010rockchip,rk3288-pwm��hL�default�R5_3okaypwm@ff680020rockchip,rk3288-pwm��h L�default�S5_ 3disabledpwm@ff680030rockchip,rk3288-pwm��h0L�default�T5_ 3disabledsram@ff700000 mmio-sram��p���p�smp-sram@0rockchip,rk3066-smp-sram�sram@ff720000#rockchip,rk3288-pmu-srammmio-sram��rpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd��sbpower-controller!rockchip,rk3288-power-controllerW3hC bhpower-domain@9� �5��������������chgfdehilkj$kUVWXYZ[\]Wpower-domain@11� 5�opk^_Wpower-domain@12� 5��k`Wpower-domain@13� 5�kabWreboot-modesyscon-reboot-moder�yRB��RB��RB� �RB�syscon@ff740000rockchip,rk3288-sgrfsyscon��tclock-controller@ff760000rockchip,rk3288-cru��v5 �xin24m�>��H3��j��k$�#g��ׄ�e��рxh���рxh�bsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd��wb>edp-phyrockchip,rk3288-dp-phy5h�24m� 3disabledbxio-domains"rockchip,rk3288-io-voltage-domain3okay�c��d� D(8DRusbphyrockchip,rk3288-usb-phy3okayusb-phy@320�� 5]�phyclk��� 'phy-resetbIusb-phy@334��45^�phyclk��� 'phy-resetbFusb-phy@348��H5_�phyclk��� 'phy-resetbGwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt���5p �O3okaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif���^5T� �mclkhclk�e�tx �6�default�f�> 3disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s���^ �55R��i2s_clki2s_hclk�ee�txrx�default�go� 3disabledcrypto@ff8a0000rockchip,rk3288-crypto���@ �0 5��}��aclkhclksclkapb_pclk�� 'crypto-rstiommu@ff900800rockchip,iommu���@ �5�� �aclkiface� 3disablediommu@ff914000rockchip,iommu ���@��P �5�� �aclkiface�� 3disabledrga@ff920000rockchip,rk3288-rga���� �5��j�aclkhclksclk�h �ilm 'coreaxiahbvop@ff930000rockchip,rk3288-vop ������ �5����aclk_vopdclk_vophclk_vop�h �def 'axiahbdclk�i3okayportb endpoint@0��jb|endpoint@1��kbyendpoint@2��lbsendpoint@3��mbviommu@ff930300rockchip,iommu��� �5�� �aclkiface�h �3okaybivop@ff940000rockchip,rk3288-vop ������ �5����aclk_vopdclk_vophclk_vop�h ���� 'axiahbdclk�n3okayportb endpoint@0��ob}endpoint@1��pbzendpoint@2��qbtendpoint@3��rbwiommu@ff940300rockchip,iommu��� �5�� �aclkiface�h �3okaybnmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi���@ �5~d �refpclk�h �> 3disabledportsportendpoint@0��sblendpoint@1��tbqlvds@ff96c000rockchip,rk3288-lvds����@5g �pclk_lvds�lcdc�u�h �> 3disabledportsport@0�endpoint@0��vbmendpoint@1��wbrdp@ff970000rockchip,rk3288-dp���@ �b5ic�dppclk�x�dp�h �o'dp�> 3disabledportsport@0�endpoint@0��ybkendpoint@1��zbphdmi@ff980000rockchip,rk3288-dw-hdmi����^�> �g5hmn�iahbisfrcec�h 3okay�{portsportendpoint@0��|bjendpoint@1��}bovideo-codec@ff9a0000rockchip,rk3288-vpu����   #vepuvdpu5�� �aclkhclk�~�h iommu@ff9a0800rockchip,iommu��� � 5�� �aclkiface��h b~iommu@ff9c0440rockchip,iommu ���@@���@ �o5�� �aclkiface� 3disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760���$� #jobmmugpu5��h 3okay��b;opp-table-1operating-points-v2bopp-100000000u��|~�opp-200000000u ��|~�opp-300000000u�|B@opp-400000000uׄ|��opp-600000000u#�F|�qos@ffaa0000rockchip,rk3288-qossyscon��� baqos@ffaa0080rockchip,rk3288-qossyscon���� bbqos@ffad0000rockchip,rk3288-qossyscon��� bVqos@ffad0100rockchip,rk3288-qossyscon��� bWqos@ffad0180rockchip,rk3288-qossyscon���� bXqos@ffad0400rockchip,rk3288-qossyscon��� bYqos@ffad0480rockchip,rk3288-qossyscon���� bZqos@ffad0500rockchip,rk3288-qossyscon��� bUqos@ffad0800rockchip,rk3288-qossyscon��� b[qos@ffad0880rockchip,rk3288-qossyscon���� b\qos@ffad0900rockchip,rk3288-qossyscon��� b]qos@ffae0000rockchip,rk3288-qossyscon��� b`qos@ffaf0000rockchip,rk3288-qossyscon��� b^qos@ffaf0080rockchip,rk3288-qossyscon���� b_dma-controller@ffb20000arm,pl330arm,primecell���@�-5� �apb_pclkbeefuse@ffb40000rockchip,rk3288-efuse��� 5q �pclk_efusecpu-id@7�cpu_leakage@17�interrupt-controller@ffc01000 arm,gic-400 @����� ��@ ��`  � bpinctrlrockchip,rk3288-pinctrl�>��gpio@ff750000rockchip,gpio-bank��u �Q5@/? b�gpio@ff780000rockchip,gpio-bank��x �R5A/? gpio@ff790000rockchip,gpio-bank��y �S5B/? gpio@ff7a0000rockchip,gpio-bank��z �T5C/? gpio@ff7b0000rockchip,gpio-bank��{ �U5D/? bEgpio@ff7c0000rockchip,gpio-bank��| �V5E/? gpio@ff7d0000rockchip,gpio-bank��} �W5F/? gpio@ff7e0000rockchip,gpio-bank��~ �X5G/? bKgpio@ff7f0000rockchip,gpio-bank�� �Y5H/? b�hdmihdmi-cec-c0K�hdmi-cec-c7K�hdmi-ddc K��hdmi-ddc-unwedge K��pcfg-output-lowYb�pcfg-pull-updb�pcfg-pull-downqb�pcfg-pull-none�b�pcfg-pull-none-12ma�� b�suspendglobal-pwroffK�ddrio-pwroffK�ddr0-retentionK�ddr1-retentionK�edpedp-hpdK �i2c0i2c0-xfer K��bJi2c1i2c1-xfer K��b,i2c2i2c2-xfer K � �bPi2c3i2c3-xfer K��b-i2c4i2c4-xfer K��b.i2c5i2c5-xfer K��b/i2s0i2s0-bus`K������bglcdclcdc-ctl@K����busdmmcsdmmc-clkK�b sdmmc-cmdK�bsdmmc-cdK�bsdmmc-bus1K�sdmmc-bus4@K����bsdmmc-pwrK �b�sdio0sdio0-bus1K�sdio0-bus4@K����bsdio0-cmdK�bsdio0-clkK�bsdio0-cdK�sdio0-wpK�sdio0-pwrK�sdio0-bkpwrK�sdio0-intK�sdio1sdio1-bus1K�sdio1-bus4@K����sdio1-cdK�sdio1-wpK�sdio1-bkpwrK�sdio1-intK�sdio1-cmdK�sdio1-clkK�sdio1-pwrK �emmcemmc-clkK�bemmc-cmdK�bemmc-pwrK �bemmc-bus1K�emmc-bus4@K����emmc-bus8�K��������bspi0spi0-clkK �bspi0-cs0K �b spi0-txK�b!spi0-rxK�b"spi0-cs1K�b#spi1spi1-clkK �b$spi1-cs0K �b'spi1-rxK�b&spi1-txK�b%spi2spi2-cs1K�spi2-clkK�b(spi2-cs0K�b+spi2-rxK�b*spi2-txK �b)uart0uart0-xfer K��b0uart0-ctsK�b1uart0-rtsK�b2uart1uart1-xfer K� �b3uart1-ctsK �uart1-rtsK �uart2uart2-xfer K��b4uart3uart3-xfer K��b5uart3-ctsK �uart3-rtsK �uart4uart4-xfer K��b6uart4-ctsK �uart4-rtsK �tsadcotp-pinK �b<otp-outK �b=pwm0pwm0-pinK�bQpwm1pwm1-pinK�bRpwm2pwm2-pinK�bSpwm3pwm3-pinK�bTgmacrgmii-pins�K����������� ����b@rmii-pins�K����������phy-intK �bCphy-pmebK�bBphy-rstK�bAspdifspdif-txK �bfpcfg-output-high�b�pcfg-pull-up-drv-12mad� b�act8846pwr-holdK�bNpmic-vselK�bMdvpdvp-pwrK �b�hym8563rtc-intK�bLkeyspwr-keyK�b�ledspower-led-pinK�b�work-led-pinK�b�usb_hosthost-vbus-drvK�b�usbhub-rstK�bHusb_otgotg-vbus-drvK �b�irir-intK�b�memory@0�memory��adc-keys adc-keys���buttons�w@button-recovery �Recovery�h�dovdd-1v8-regulatorregulator-fixed Cdovdd_1v8Rw@jw@��bdexternal-gmac-clock fixed-clock��sY@ �ext_gmacb?ir-receivergpio-ir-receiver�default�� Kgpio-keys gpio-keyskey-power  � �GPIO Power�t�default��leds gpio-ledsled-0 ��firefly:blue:user rc-feedback�default��led-1 ��firefly:green:power default-on�default��vsys-regulatorregulator-fixedCvcc_sysRLK@jLK@��bsdmmc-regulatorregulator-fixed �K �default��Cvcc_sdR2Z�j2Z� 4���bflash-regulatorregulator-fixed Cvcc_flashRw@jw@�busb-regulatorregulator-fixedCvcc_5vRLK@jLK@���b�usb-host-regulatorregulator-fixed E ���default�� Cvcc_host_5vRLK@jLK@���usb-otg-regulatorregulator-fixed E �� �default�� Cvcc_otg_5vRLK@jLK@���vcc28-dvp-regulatorregulator-fixed E �� �default�� Cvcc28_dvpR*��j*����b� #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wppinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsvref-supplydmasdma-namesreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delayphysphy-namesdr_modesnps,reset-phy-on-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-enable-ramp-delayregulator-ramp-delayvin-supplysystem-power-controllervp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supply#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsaudio-supplybb-supplydvp-supplyflash0-supplyflash1-supplygpio30-supplygpio1830-supplylcdc-supplysdcard-supplywifi-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointddc-i2c-busmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highio-channelsio-channel-nameskeyup-threshold-microvoltlabellinux,codepress-threshold-microvoltgpioswakeup-sourcelinux,default-triggerstartup-delay-usenable-active-high