� �� 8�( �TRcompulab,omap3-sbc-t3730compulab,omap3-cm-t3730ti,omap3630ti,omap36xxti,omap3 +!7CompuLab SBC-T3730 with CM-T3730chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/ocp@68000000/serial@49042000{/dvi-connector�/svideo-connectorcpus+cpu@0arm,cortex-a8�cpu���cpu��������pmu@54000000arm,cortex-a8-pmu�T� debugsssocti,omap-inframpu ti,omap3-mpu mpuiva ti,iva2.2 ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h + l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus� +  pinmux@30 ti,omap3-padconfpinctrl-single�08++<Qo��default�pinmux_uart3_pins�np��pinmux_mmc1_pins0���pinmux_green_led_pins���pinmux_dss_dpi_pins_common�������������������������pinmux_dss_dpi_pins_cm_t35x0�������pinmux_ads7846_pins����pinmux_mcspi1_pins �������pinmux_i2c1_pins�����pinmux_mcbsp2_pins � ��pinmux_smsc1_pins��j� pinmux_hsusb0_pins`�rtvxz|~������pinmux_twl4030_pins��A��pinmux_mmc2_pins0�(*,.02��pinmux_wl12xx_gpio��4�%pinmux_smsc2_pins���� pinmux_tfp410_pins���'pinmux_i2c3_pins�����pinmux_sb_t35_audio_amp���+pinmux_sb_t35_usb_hub_pins��scm_conf@270sysconsimple-bus�p0+ p0�pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap���pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-����clocks+clock@68 ti,clksel�h�clock-mcbsp5-mux-fck�ti,composite-mux-clock mcbsp5_mux_fck� � clock-mcbsp3-mux-fck�ti,composite-mux-clock mcbsp3_mux_fck� �clock-mcbsp4-mux-fck�ti,composite-mux-clock mcbsp4_mux_fck� �mcbsp5_fck�ti,composite-clock� �clock@4 ti,clksel��clock-mcbsp1-mux-fck�ti,composite-mux-clock mcbsp1_mux_fck� �clock-mcbsp2-mux-fck�ti,composite-mux-clock mcbsp2_mux_fck� �mcbsp1_fck�ti,composite-clock� ��mcbsp2_fck�ti,composite-clock���mcbsp3_fck�ti,composite-clock��mcbsp4_fck�ti,composite-clock��clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \++<Qo�pinmux_twl4030_vpins ���pinmux_dss_dpi_pins_cm_t37300� �target-module@480a6000ti,sysc-omap2ti,sysc�H `DH `HH `L+revsyscsyss5 BP��ick+ H ` aes1@0 ti,omap3-aes�P]  btxrxtarget-module@480c5000ti,sysc-omap2ti,sysc�H PDH PHH PL+revsyscsyss5 BP��ick+ H P aes2@0 ti,omap3-aes�P]ABbtxrxprm@48306000 ti,omap3-prm�H0`@ clocks+virt_16_8m_ck� fixed-clocklY�osc_sys_ck@d40� ti,mux-clock�� @�sys_ck@1270�ti,divider-clock�|�p��#sys_clkout1@d70�ti,gate-clock�� pdpll3_x2_ck�fixed-factor-clock���dpll3_m2x2_ck�fixed-factor-clock� ���"dpll4_x2_ck�fixed-factor-clock�!��corex2_fck�fixed-factor-clock�"���$wkup_l4_ick�fixed-factor-clock�#���ccorex2_d3_fck�fixed-factor-clock�$����corex2_d5_fck�fixed-factor-clock�$����clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk� fixed-clocklomap_32k_fck� fixed-clockl��Ivirt_12m_ck� fixed-clockl��virt_13m_ck� fixed-clockl�]@�virt_19200000_ck� fixed-clockl$��virt_26000000_ck� fixed-clockl����virt_38_4m_ck� fixed-clocklI��dpll4_ck@d00�ti,omap3-dpll-per-j-type-clock�##� D 0�!dpll4_m2_ck@d48�ti,divider-clock�!|?� H��%dpll4_m2x2_mul_ck�fixed-factor-clock�%���&dpll4_m2x2_ck@d00�ti,hsdiv-gate-clock�&� ��'omap_96m_alwon_fck�fixed-factor-clock�'���3dpll3_ck@d00�ti,omap3-dpll-core-clock�##� @ 0�clock@1140 ti,clksel�@�clock-dpll3-m3�ti,divider-clock  dpll3_m3_ck�|��-clock-dpll4-m6�ti,divider-clock  dpll4_m6_ck�!|?��?clock-emu-src-mux� ti,mux-clock emu_src_mux_ck�#()*�wclock-pclk-fck�ti,divider-clock  pclk_fck�+|�clock-pclkx2-fck�ti,divider-clock  pclkx2_fck�+|�clock-atclk-fck�ti,divider-clock  atclk_fck�+|�clock-traceclk-src-fck� ti,mux-clock traceclk_src_fck�#()*�,clock-traceclk-fck�ti,divider-clock  traceclk_fck�, |�dpll3_m3x2_mul_ck�fixed-factor-clock�-���.dpll3_m3x2_ck@d00�ti,hsdiv-gate-clock�. � ��/emu_core_alwon_ck�fixed-factor-clock�/���(sys_altclk� fixed-clockl�6mcbsp_clks� fixed-clockl� core_ck�fixed-factor-clock� ���0dpll1_fck@940�ti,divider-clock�0|� @��1dpll1_ck@904�ti,omap3-dpll-clock�#1�  $ @ 4�dpll1_x2_ck�fixed-factor-clock����2dpll1_x2m2_ck@944�ti,divider-clock�2|� D��Fcm_96m_fck�fixed-factor-clock�3���4clock@d40 ti,clksel� @�clock-dpll3-m2�ti,divider-clock  dpll3_m2_ck�|�� clock-omap-96m-fck� ti,mux-clock  omap_96m_fck�4#�Zclock-omap-54m-fck� ti,mux-clock  omap_54m_fck�56�Bclock-omap-48m-fck� ti,mux-clock  omap_48m_fck�76�:clock@e40 ti,clksel�@�clock-dpll4-m3�ti,divider-clock  dpll4_m3_ck�!| ��8clock-dpll4-m4�ti,divider-clock  dpll4_m4_ck�!|��;dpll4_m3x2_mul_ck�fixed-factor-clock�8���9dpll4_m3x2_ck@d00�ti,hsdiv-gate-clock�9� ��5cm_96m_d2_fck�fixed-factor-clock�4���7omap_12m_fck�fixed-factor-clock�:���[dpll4_m4x2_mul_ck�ti,fixed-factor-clock�;����<dpll4_m4x2_ck@d00�ti,gate-clock�<� ���_dpll4_m5_ck@f40�ti,divider-clock�!|?�@��=dpll4_m5x2_mul_ck�ti,fixed-factor-clock�=����>dpll4_m5x2_ck@d00�ti,hsdiv-gate-clock�>� ���{dpll4_m6x2_mul_ck�fixed-factor-clock�?���@dpll4_m6x2_ck@d00�ti,hsdiv-gate-clock�@� ��Aemu_per_alwon_ck�fixed-factor-clock�A���)clock@d70 ti,clksel� p�clock-clkout2-src-gate� ti,composite-no-wait-gate-clock clkout2_src_gate_ck�0�Dclock-clkout2-src-mux�ti,composite-mux-clock clkout2_src_mux_ck�0#4B�Eclock-sys-clkout2�ti,divider-clock  sys_clkout2�C|@�clkout2_src_ck�ti,composite-clock�DE�Cmpu_ck�fixed-factor-clock�F���Garm_fck@924�ti,divider-clock�G� $|emu_mpu_alwon_ck�fixed-factor-clock�G���*clock@a40 ti,clksel� @�clock-l3-ick�ti,divider-clock l3_ick�0|��Hclock-l4-ick�ti,divider-clock l4_ick�H|��Jclock-gpt10-mux-fck�ti,composite-mux-clock gpt10_mux_fck�I#�Wclock-gpt11-mux-fck�ti,composite-mux-clock gpt11_mux_fck�I#�Yclock-ssi-ssr-div-fck-3430es2�ti,composite-divider-clock ssi_ssr_div_fck_3430es2�$$ ��clock@c40 ti,clksel� @�clock-rm-ick�ti,divider-clock rm_ick�J|�clock-gpt1-mux-fck�ti,composite-mux-clock  gpt1_mux_fck�I#�bclock-usim-mux-fck�ti,composite-mux-clock  usim_mux_fck(�#KLMNOPQRS���clock@a00 ti,clksel� �clock-gpt10-gate-fck�ti,composite-gate-clock gpt10_gate_fck�# �Vclock-gpt11-gate-fck�ti,composite-gate-clock gpt11_gate_fck�# �Xclock-mmchs2-fck�ti,wait-gate-clock  mmchs2_fck���clock-mmchs1-fck�ti,wait-gate-clock  mmchs1_fck���clock-i2c3-fck�ti,wait-gate-clock  i2c3_fck���clock-i2c2-fck�ti,wait-gate-clock  i2c2_fck���clock-i2c1-fck�ti,wait-gate-clock  i2c1_fck���clock-mcbsp5-gate-fck�ti,composite-gate-clock mcbsp5_gate_fck�  � clock-mcbsp1-gate-fck�ti,composite-gate-clock mcbsp1_gate_fck�  � clock-mcspi4-fck�ti,wait-gate-clock  mcspi4_fck�T��clock-mcspi3-fck�ti,wait-gate-clock  mcspi3_fck�T��clock-mcspi2-fck�ti,wait-gate-clock  mcspi2_fck�T��clock-mcspi1-fck�ti,wait-gate-clock  mcspi1_fck�T��clock-uart2-fck�ti,wait-gate-clock  uart2_fck�T��clock-uart1-fck�ti,wait-gate-clock  uart1_fck�T ��clock-hdq-fck�ti,wait-gate-clock hdq_fck�U��clock-modem-fck�ti,omap3-interface-clock  modem_fck�#��clock-mspro-fck�ti,wait-gate-clock  mspro_fck�clock-ssi-ssr-gate-fck-3430es2� ti,composite-no-wait-gate-clock ssi_ssr_gate_fck_3430es2�$�clock-mmchs3-fck�ti,wait-gate-clock  mmchs3_fck���gpt10_fck�ti,composite-clock�VWgpt11_fck�ti,composite-clock�XYcore_96m_fck�fixed-factor-clock�Z���core_48m_fck�fixed-factor-clock�:���Tcore_12m_fck�fixed-factor-clock�[���Ucore_l3_ick�fixed-factor-clock�H���\clock@a10 ti,clksel� �clock-sdrc-ick�ti,wait-gate-clock  sdrc_ick�\��clock-mmchs2-ick�ti,omap3-interface-clock  mmchs2_ick�]��clock-mmchs1-ick�ti,omap3-interface-clock  mmchs1_ick�]��clock-hdq-ick�ti,omap3-interface-clock hdq_ick�]��clock-mcspi4-ick�ti,omap3-interface-clock  mcspi4_ick�]��clock-mcspi3-ick�ti,omap3-interface-clock  mcspi3_ick�]��clock-mcspi2-ick�ti,omap3-interface-clock  mcspi2_ick�]��clock-mcspi1-ick�ti,omap3-interface-clock  mcspi1_ick�]��clock-i2c3-ick�ti,omap3-interface-clock  i2c3_ick�]��clock-i2c2-ick�ti,omap3-interface-clock  i2c2_ick�]��clock-i2c1-ick�ti,omap3-interface-clock  i2c1_ick�]��clock-uart2-ick�ti,omap3-interface-clock  uart2_ick�]��clock-uart1-ick�ti,omap3-interface-clock  uart1_ick�] ��clock-gpt11-ick�ti,omap3-interface-clock  gpt11_ick�] ��clock-gpt10-ick�ti,omap3-interface-clock  gpt10_ick�] ��clock-mcbsp5-ick�ti,omap3-interface-clock  mcbsp5_ick�] ��clock-mcbsp1-ick�ti,omap3-interface-clock  mcbsp1_ick�] ��clock-omapctrl-ick�ti,omap3-interface-clock  omapctrl_ick�]��clock-aes2-ick�ti,omap3-interface-clock  aes2_ick�]�clock-sha12-ick�ti,omap3-interface-clock  sha12_ick�]��clock-icr-ick�ti,omap3-interface-clock icr_ick�]clock-des2-ick�ti,omap3-interface-clock  des2_ick�]clock-mspro-ick�ti,omap3-interface-clock  mspro_ick�]clock-mailboxes-ick�ti,omap3-interface-clock mailboxes_ick�]clock-sad2d-ick�ti,omap3-interface-clock  sad2d_ick�H��clock-hsotgusb-ick-3430es2�"ti,omap3-hsotgusb-interface-clock hsotgusb_ick_3430es2�\��clock-ssi-ick-3430es2�ti,omap3-ssi-interface-clock ssi_ick_3430es2�^�clock-mmchs3-ick�ti,omap3-interface-clock  mmchs3_ick�]��gpmc_fck�fixed-factor-clock�\��core_l4_ick�fixed-factor-clock�J���]clock@e00 ti,clksel��clock-dss-tv-fck�ti,gate-clock  dss_tv_fck�B��clock-dss-96m-fck�ti,gate-clock  dss_96m_fck�Z��clock-dss2-alwon-fck�ti,gate-clock dss2_alwon_fck�#��clock-dss1-alwon-fck-3430es2�ti,dss-gate-clock dss1_alwon_fck_3430es2�_���dummy_ck� fixed-clocklclock@c00 ti,clksel� �clock-gpt1-gate-fck�ti,composite-gate-clock gpt1_gate_fck�#�aclock-gpio1-dbck�ti,gate-clock  gpio1_dbck�`��clock-wdt2-fck�ti,wait-gate-clock  wdt2_fck�`��clock-sr1-fck�ti,wait-gate-clock sr1_fck�#�clock-sr2-fck�ti,wait-gate-clock sr2_fck�#�clock-usim-gate-fck�ti,composite-gate-clock usim_gate_fck�Z ��gpt1_fck�ti,composite-clock�ab�wkup_32k_fck�fixed-factor-clock�I���`clock@c10 ti,clksel� �clock-wdt2-ick�ti,omap3-interface-clock  wdt2_ick�c��clock-wdt1-ick�ti,omap3-interface-clock  wdt1_ick�c��clock-gpio1-ick�ti,omap3-interface-clock  gpio1_ick�c��clock-omap-32ksync-ick�ti,omap3-interface-clock omap_32ksync_ick�c��clock-gpt12-ick�ti,omap3-interface-clock  gpt12_ick�c��clock-gpt1-ick�ti,omap3-interface-clock  gpt1_ick�c��clock-usim-ick�ti,omap3-interface-clock  usim_ick�c ��per_96m_fck�fixed-factor-clock�3��� per_48m_fck�fixed-factor-clock�:���dclock@1000 ti,clksel��clock-uart3-fck�ti,wait-gate-clock  uart3_fck�d ��clock-gpt2-gate-fck�ti,composite-gate-clock gpt2_gate_fck�#�fclock-gpt3-gate-fck�ti,composite-gate-clock gpt3_gate_fck�#�hclock-gpt4-gate-fck�ti,composite-gate-clock gpt4_gate_fck�#�jclock-gpt5-gate-fck�ti,composite-gate-clock gpt5_gate_fck�#�lclock-gpt6-gate-fck�ti,composite-gate-clock gpt6_gate_fck�#�nclock-gpt7-gate-fck�ti,composite-gate-clock gpt7_gate_fck�#�pclock-gpt8-gate-fck�ti,composite-gate-clock gpt8_gate_fck�# �rclock-gpt9-gate-fck�ti,composite-gate-clock gpt9_gate_fck�# �tclock-gpio6-dbck�ti,gate-clock  gpio6_dbck�e��clock-gpio5-dbck�ti,gate-clock  gpio5_dbck�e��clock-gpio4-dbck�ti,gate-clock  gpio4_dbck�e��clock-gpio3-dbck�ti,gate-clock  gpio3_dbck�e��clock-gpio2-dbck�ti,gate-clock  gpio2_dbck�e ��clock-wdt3-fck�ti,wait-gate-clock  wdt3_fck�e ��clock-mcbsp2-gate-fck�ti,composite-gate-clock mcbsp2_gate_fck� �clock-mcbsp3-gate-fck�ti,composite-gate-clock mcbsp3_gate_fck� �clock-mcbsp4-gate-fck�ti,composite-gate-clock mcbsp4_gate_fck� �clock-uart4-fck�ti,wait-gate-clock  uart4_fck�d��clock@1040 ti,clksel�@�clock-gpt2-mux-fck�ti,composite-mux-clock  gpt2_mux_fck�I#�gclock-gpt3-mux-fck�ti,composite-mux-clock  gpt3_mux_fck�I#�iclock-gpt4-mux-fck�ti,composite-mux-clock  gpt4_mux_fck�I#�kclock-gpt5-mux-fck�ti,composite-mux-clock  gpt5_mux_fck�I#�mclock-gpt6-mux-fck�ti,composite-mux-clock  gpt6_mux_fck�I#�oclock-gpt7-mux-fck�ti,composite-mux-clock  gpt7_mux_fck�I#�qclock-gpt8-mux-fck�ti,composite-mux-clock  gpt8_mux_fck�I#�sclock-gpt9-mux-fck�ti,composite-mux-clock  gpt9_mux_fck�I#�ugpt2_fck�ti,composite-clock�fg�gpt3_fck�ti,composite-clock�higpt4_fck�ti,composite-clock�jkgpt5_fck�ti,composite-clock�lmgpt6_fck�ti,composite-clock�nogpt7_fck�ti,composite-clock�pqgpt8_fck�ti,composite-clock�rsgpt9_fck�ti,composite-clock�tuper_32k_alwon_fck�fixed-factor-clock�I���eper_l4_ick�fixed-factor-clock�J���vclock@1010 ti,clksel��clock-gpio6-ick�ti,omap3-interface-clock  gpio6_ick�v��clock-gpio5-ick�ti,omap3-interface-clock  gpio5_ick�v��clock-gpio4-ick�ti,omap3-interface-clock  gpio4_ick�v��clock-gpio3-ick�ti,omap3-interface-clock  gpio3_ick�v��clock-gpio2-ick�ti,omap3-interface-clock  gpio2_ick�v ��clock-wdt3-ick�ti,omap3-interface-clock  wdt3_ick�v ��clock-uart3-ick�ti,omap3-interface-clock  uart3_ick�v ��clock-uart4-ick�ti,omap3-interface-clock  uart4_ick�v��clock-gpt9-ick�ti,omap3-interface-clock  gpt9_ick�v ��clock-gpt8-ick�ti,omap3-interface-clock  gpt8_ick�v ��clock-gpt7-ick�ti,omap3-interface-clock  gpt7_ick�v��clock-gpt6-ick�ti,omap3-interface-clock  gpt6_ick�v��clock-gpt5-ick�ti,omap3-interface-clock  gpt5_ick�v��clock-gpt4-ick�ti,omap3-interface-clock  gpt4_ick�v��clock-gpt3-ick�ti,omap3-interface-clock  gpt3_ick�v��clock-gpt2-ick�ti,omap3-interface-clock  gpt2_ick�v��clock-mcbsp2-ick�ti,omap3-interface-clock  mcbsp2_ick�v��clock-mcbsp3-ick�ti,omap3-interface-clock  mcbsp3_ick�v��clock-mcbsp4-ick�ti,omap3-interface-clock  mcbsp4_ick�v��emu_src_ck�ti,clkdm-gate-clock�w�+secure_32k_fck� fixed-clockl��xgpt12_fck�fixed-factor-clock�x���wdt1_fck�fixed-factor-clock�x��security_l4_ick2�fixed-factor-clock�J���yclock@a14 ti,clksel� �clock-aes1-ick�ti,omap3-interface-clock  aes1_ick�y�clock-rng-ick�ti,omap3-interface-clock rng_ick�y��clock-sha11-ick�ti,omap3-interface-clock  sha11_ick�yclock-des1-ick�ti,omap3-interface-clock  des1_ick�yclock-pka-ick�ti,omap3-interface-clock pka_ick�zclock@f00 ti,clksel��clock-cam-mclk�ti,gate-clock  cam_mclk�{�clock-csi2-96m-fck�ti,gate-clock  csi2_96m_fck���cam_ick@f10�!ti,omap3-no-wait-interface-clock�J���security_l3_ick�fixed-factor-clock�H���zssi_l4_ick�fixed-factor-clock�J���^sr_l4_ick�fixed-factor-clock�J��dpll2_fck@40�ti,divider-clock�0|�@��|dpll2_ck@4�ti,omap3-dpll-clock�#|�$@4+3�}dpll2_m2_ck@44�ti,divider-clock�}|�D��~iva2_ck@0�ti,wait-gate-clock�~���clock@a18 ti,clksel� �clock-mad2d-ick�ti,omap3-interface-clock  mad2d_ick�H��clock-usbtll-ick�ti,omap3-interface-clock  usbtll_ick�]��ssi_ssr_fck_3430es2�ti,composite-clock����ssi_sst_fck_3430es2�fixed-factor-clock�����sys_d2_ck�fixed-factor-clock�#���Komap_96m_d2_fck�fixed-factor-clock�Z���Lomap_96m_d4_fck�fixed-factor-clock�Z���Momap_96m_d8_fck�fixed-factor-clock�Z���Nomap_96m_d10_fck�fixed-factor-clock�Z�� �Odpll5_m2_d4_ck�fixed-factor-clock�����Pdpll5_m2_d8_ck�fixed-factor-clock�����Qdpll5_m2_d16_ck�fixed-factor-clock�����Rdpll5_m2_d20_ck�fixed-factor-clock�����Susim_fck�ti,composite-clock���dpll5_ck@d04�ti,omap3-dpll-clock�##�  $ L 4+��dpll5_m2_ck@d50�ti,divider-clock��|� P���sgx_gate_fck@b00�ti,composite-gate-clock�0� ��core_d3_ck�fixed-factor-clock�0����core_d4_ck�fixed-factor-clock�0����core_d6_ck�fixed-factor-clock�0����omap_192m_alwon_fck�fixed-factor-clock�'����core_d2_ck�fixed-factor-clock�0����sgx_mux_fck@b40�ti,composite-mux-clock ����4����� @��sgx_fck�ti,composite-clock����sgx_ick@b10�ti,wait-gate-clock�H� ��cpefuse_fck@a08�ti,gate-clock�#� ��ts_fck@a08�ti,gate-clock�I� ��usbtll_fck@a08�ti,wait-gate-clock��� ��dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�J���usbhost_120m_fck@1400�ti,gate-clock�����usbhost_48m_fck@1400�ti,dss-gate-clock�:���usbhost_ick@1410�ti,omap3-dss-interface-clock�J���clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainl����������������������������emu_clkdmti,clockdomain�+dpll4_clkdmti,clockdomain�!wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain��������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�}d2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����target-module@48320000ti,sysc-omap2ti,sysc�H2H2 +revsyscB�`��fckick+ H2counter@0ti,omap-counter32k� interrupt-controller@48200000ti,omap3-intc<+�H �target-module@48056000ti,sysc-omap2ti,sysc�H`H`,H`(+revsyscsyss5# G BP�\�ick+ H`dma-controller@0ti,omap3630-sdmati,omap-sdma� U` m`�gpio@48310000ti,omap3-gpio�H1 gpio1z��<+gpio@49050000ti,omap3-gpio�I gpio2��<+��gpio@49052000ti,omap3-gpio�I  gpio3��<+�gpio@49054000ti,omap3-gpio�I@  gpio4��<+gpio@49056000ti,omap3-gpio�I`! gpio5��<+��gpio@49058000ti,omap3-gpio�I�" gpio6��<+� serial@4806a000ti,omap3-uart�H� �H]12btxrx uart1l�lserial@4806c000ti,omap3-uart�H��I]34btxrx uart2l�lserial@49020000ti,omap3-uart�I�J]56btxrx uart3l�l�default��i2c@48070000 ti,omap3-i2c�H�8+ i2c1�default��l�at24@50 atmel,24c02��Ptwl@48�H  ti,twl4030<+�default���audioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci ���� �vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2�&regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� �regulator-vdacti,twl4030-vdac�w@�w@�regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0���regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5��regulator-vusb1v8ti,twl4030-vusb1v8��regulator-vusb3v1ti,twl4030-vusb3v1��regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@regulator-vsimti,twl4030-vsim�w@�-��gpioti,twl4030-gpio��<+���!twl4030-usbti,twl4030-usb ��#�1:�pwmti,twl4030-pwmEpwmledti,twl4030-pwmledEpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadP`$s0iglj. madcti,twl4030-madc���i2c@48072000 ti,omap3-i2c�H �9+ i2c2i2c@48060000 ti,omap3-i2c�H�=+ i2c3l��default��at24@50 atmel,24c02��Pmailbox@48094000ti,omap3-mailbox mailbox�H @���mbox-dsp � �spi@48098000ti,omap2-mcspi�H �A+ mcspi1�@]#$%&'()* btx0rx0tx1rx1tx2rx2tx3rx3�default��ads7846@0�default�� ti,ads7846�����` � ��"+�4�D�Td t�spi@4809a000ti,omap2-mcspi�H �B+ mcspi2� ]+,-.btx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H �[+ mcspi3� ]btx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H �0+ mcspi4�]FGbtx0rx01w@480b2000 ti,omap3-1w�H : hdq1wmmc@4809c000ti,omap3-hsmmc�H �S mmc1�]=>btxrx���default�����mmc@480b4000ti,omap3-hsmmc�H @V mmc2]/0btxrx�default���������+wlcore@2 ti,wl1271� ��I�mmc@480ad000ti,omap3-hsmmc�H �^ mmc3]MNbtxrx disabledmmu@480bd400 ti,omap2-iommu�H �� mmu_isp�mmu@5d000000 ti,omap2-iommu�]� mmu_iva disabledwdt@48314000 ti,omap3-wdt�H1@�  wd_timer2mcbsp@48074000ti,omap3-mcbsp�H@�+mpu ;< (commontxrx8� mcbsp1] btxrx���fck disabledtarget-module@480a0000ti,sysc-omap2ti,sysc�H <H @H D+revsyscsyss5BP���ick+ H rng@0 ti,omap2-rng� 4mcbsp@49022000ti,omap3-mcbsp�I �I�� +mpusidetone>?(commontxrxsidetone8 mcbsp2mcbsp2_sidetone]!"btxrx����fckickokay�default���$mcbsp@49024000ti,omap3-mcbsp�I@�I�� +mpusidetoneYZ(commontxrxsidetone8� mcbsp3mcbsp3_sidetone]btxrx���fckick disabledmcbsp@49026000ti,omap3-mcbsp�I`�+mpu 67 (commontxrx8� mcbsp4]btxrx��fckG disabledmcbsp@48096000ti,omap3-mcbsp�H `�+mpu QR (commontxrx8� mcbsp5]btxrx��fck disabledsham@480c3000ti,omap3-sham sham�H 0d1]Ebrxtarget-module@48318000ti,sysc-omap2-timerti,sysc�H1�H1�H1�+revsyscsyss5' BP���fckick+ H1�Xltimer@0ti,omap3430-timer����fck%w��Itarget-module@49032000ti,sysc-omap2-timerti,sysc�I I I +revsyscsyss5' BP���fckick+ I timer@0ti,omap3430-timer�&timer@49034000ti,omap3430-timer�I@' timer3timer@49036000ti,omap3430-timer�I`( timer4timer@49038000ti,omap3430-timer�I�) timer5�timer@4903a000ti,omap3430-timer�I�* timer6�timer@4903c000ti,omap3430-timer�I�+ timer7�timer@4903e000ti,omap3430-timer�I�, timer8��timer@49040000ti,omap3430-timer�I- timer9�timer@48086000ti,omap3430-timer�H`. timer10�timer@48088000ti,omap3430-timer�H�/ timer11�target-module@48304000ti,sysc-omap2-timerti,sysc�H0@H0@H0@+revsyscsyss5' BP���fckick+ H0@timer@0ti,omap3430-timer�_w�usbhstll@48062000 ti,usbhs-tll�H N  usb_tll_hsusbhshost@48064000ti,usbhs-host�H@  usb_host_hs+ �ehci-phy �ehci-phyohci@48064400ti,ohci-omap3�HDL�ehci@48064800 ti,ehci-omap�HHMgpmc@6e000000ti,omap3430-gpmc gpmc�n�]brxtx +<+��0,-�nand@0,0ti,omap2-nand � (7IswYgxyx��x�x��Z��Z�H#<=xNx_�qZ+partition@0�xloader�partition@80000�uboot�partition@260000�uboot environment�&partition@2a0000�linux�*@partition@6a0000�rootfs�j�ethernet@gpmcsmsc,lan9221smsc,lan9115�7��Yg�y����(�-���-��=�N�x��K#K��q_   $  2 ?�default�    ��ethernet@4,0smsc,lan9221smsc,lan9115�default�   ���7��Yg�y����(�-���-��=�N�x��K#K��q_   $  2 ?usb_otg_hs@480ab000ti,omap3-musb�H �\](mcdma  usb_otg_hs U ` h �default� q � �usb2-phy5 �2dss@48050000 ti,omap3-dss�Hokay  dss_core���fck+�default�dispc@48050400ti,omap3-dispc�H  dss_dispc���fckencoder@4804fc00 ti,omap3-dsi�H�H�@H� +protophypll disabled  dss_dsi1��� �fcksys_clk+encoder@48050800ti,omap3-rfbi�H disabled  dss_rfbi����fckickencoder@48050c00ti,omap3-venc�H okay  dss_venc����fcktv_dac_clk �portendpoint � ��#portendpoint � ��(ssi-controller@48058000 ti,omap3-ssi ssiokay�H�H�+sysgddG(gdd_mpu+ �� �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H�H�+txrxCDssi-port@4805b000ti,omap3-ssi-port�H�H�+txrxEFserial@49042000ti,omap3-uart�I P]QRbtxrx uart4l�lregulator-abb-mpu ti,abb-v1 �abb_mpu_iva+�H0r�H0h+base-addressint-address ��# � �` sO�7���pinmux@480025a0 ti,omap3-padconfpinctrl-single�H%�\++<Qo�isp@480bc000 ti,omap3-isp�H ��H � �� �ports+bandgap@48002524�H%$ti,omap36xx-bandgap $�target-module@480cb000ti,sysc-omap3630-srti,sysc smartreflex_core�H �8+sysc5 B��fck+ H �smartreflex@0ti,omap3-smartreflex-core�target-module@480c9000ti,sysc-omap3630-srti,sysc smartreflex_mpu_iva�H �8+sysc5 B��fck+ H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva�target-module@50000000ti,sysc-omap4ti,sysc�P�P� +revsysc G B���fckick+ Popp-tableoperating-points-v2-ti-cpu��opp50-300000000 :� Assssss O���� `opp100-600000000 :#�F AO�O�O�O�O�O� O����opp130-800000000 :/� A7�7�7�7�7�7� O����opp1g-1000000000 :;�� A������ O����opp_supplyti,omap-opp-supply l�thermal-zonescpu-thermal �� �� �N  �tripscpu_alert �8� ���passive�cpu_crit �_� �� �criticalcooling-mapsmap0 � ���������memory@80000000�memory��leds gpio-leds�default�ledb �cm-t3x:green �  �heartbeathsusb1_power_regregulator-fixed �hsusb1_vbus�2Z��2Z� p� hsusb2_power_regregulator-fixed �hsusb2_vbus�2Z��2Z� p�"hsusb1_phyusb-nop-xceiv� : !�hsusb2_phyusb-nop-xceiv�": !�ads7846-regregulator-fixed �ads7846-reg�2Z��2Z���svideo-connectorsvideo-connector�tvportendpoint �#�soundti,omap-twl4030 ,cm-t35 5$regulator-vddvarioregulator-fixed �vddvario >� regulator-vdd33aregulator-fixed�vdd33a >� wl12xx_vmmc2regulator-fixed�vw1271�default�%�w@�w@    N  R��wl12xx_vaux2regulator-fixed�vwl1271_vaux2�w@�w@ e&��encoder ti,tfp410 p��default�'ports+port@0�endpoint �(�port@1�endpoint �)�*dvi-connectordvi-connector�dviportendpoint �*�)audio_ampregulator-fixed �audio_amp�default�+  � > compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3display0display1device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpagesizebci3v1-supplyio-channelsio-channel-namesti,use-ledsti,pullupsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltpbias-supplybus-widthvmmc-supplyvqmmc-supplynon-removablecap-power-off-cardref-clock-frequencystatus#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,page-burst-access-nsgpmc,access-nsgpmc,cycle2cycle-delay-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,bus-turnaround-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicegpioslinux,default-triggerstartup-delay-usreset-gpiosti,modelti,mcbspregulator-always-onenable-active-highvin-supplypowerdown-gpios