� ��{8 x(  @5isee,omap3-igep0020ti,omap3630ti,omap36xxti,omap3 +!7IGEPv2 Rev. C (TI OMAP AM/DM37x)chosen=/ocp@68000000/serial@49020000aliasesI/ocp@68000000/i2c@48070000N/ocp@68000000/i2c@48072000S/ocp@68000000/i2c@48060000X/ocp@68000000/mmc@4809c000]/ocp@68000000/mmc@480b4000b/ocp@68000000/mmc@480ad000g/ocp@68000000/serial@4806a000o/ocp@68000000/serial@4806c000w/ocp@68000000/serial@49020000/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8�cpu���cpu�������pmu@54000000arm,cortex-a8-pmu�T���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h� +�l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus� +  pinmux@30 ti,omap3-padconfpinctrl-single�08+ *?]�zdefault�pinmux_gpmc_pins��� pinmux_uart1_pins�RL��pinmux_uart3_pins�np��pinmux_mcbsp2_pins � �pinmux_mmc1_pins0���pinmux_mmc2_pins0�(*,.02��pinmux_i2c1_pins�����pinmux_i2c3_pins�����pinmux_twl4030_pins��A��pinmux_tfp410_pins���pinmux_dss_dpi_pins�������������������������������pinmux_uart2_pins �DFHJ��pinmux_smsc9221_pins��� pinmux_lbee1usjyc_pins�68:��scm_conf@270sysconsimple-bus�p0+ p0�pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap���pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-����clocks+clock@68 ti,clksel�h�clock-mcbsp5-mux-fck�ti,composite-mux-clock�mcbsp5_mux_fck�  � clock-mcbsp3-mux-fck�ti,composite-mux-clock�mcbsp3_mux_fck� �clock-mcbsp4-mux-fck�ti,composite-mux-clock�mcbsp4_mux_fck�  �mcbsp5_fck�ti,composite-clock� �clock@4 ti,clksel��clock-mcbsp1-mux-fck�ti,composite-mux-clock�mcbsp1_mux_fck�  �clock-mcbsp2-mux-fck�ti,composite-mux-clock�mcbsp2_mux_fck�  �mcbsp1_fck�ti,composite-clock� ��mcbsp2_fck�ti,composite-clock��mcbsp3_fck�ti,composite-clock��mcbsp4_fck�ti,composite-clock��clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+ *?]�pinmux_twl4030_vpins ���target-module@480a6000ti,sysc-omap2ti,sysc�H `DH `HH `Lrevsyscsyss# 0>��ick+ H ` aes1@0 ti,omap3-aes�P�K  Ptxrxtarget-module@480c5000ti,sysc-omap2ti,sysc�H PDH PHH PLrevsyscsyss# 0>��ick+ H P aes2@0 ti,omap3-aes�P�KABPtxrxprm@48306000 ti,omap3-prm�H0`@� clocks+virt_16_8m_ck� fixed-clockZY�osc_sys_ck@d40� ti,mux-clock�� @�sys_ck@1270�ti,divider-clock� j�pu�#sys_clkout1@d70�ti,gate-clock�� p dpll3_x2_ck�fixed-factor-clock���dpll3_m2x2_ck�fixed-factor-clock� ���"dpll4_x2_ck�fixed-factor-clock�!��corex2_fck�fixed-factor-clock�"���$wkup_l4_ick�fixed-factor-clock�#���ccorex2_d3_fck�fixed-factor-clock�$����corex2_d5_fck�fixed-factor-clock�$����clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk� fixed-clockZomap_32k_fck� fixed-clockZ��Ivirt_12m_ck� fixed-clockZ��virt_13m_ck� fixed-clockZ�]@�virt_19200000_ck� fixed-clockZ$��virt_26000000_ck� fixed-clockZ����virt_38_4m_ck� fixed-clockZI��dpll4_ck@d00�ti,omap3-dpll-per-j-type-clock�##� D 0�!dpll4_m2_ck@d48�ti,divider-clock�!j?� Hu�%dpll4_m2x2_mul_ck�fixed-factor-clock�%���&dpll4_m2x2_ck@d00�ti,hsdiv-gate-clock�& � ��'omap_96m_alwon_fck�fixed-factor-clock�'���3dpll3_ck@d00�ti,omap3-dpll-core-clock�##� @ 0�clock@1140 ti,clksel�@�clock-dpll3-m3�ti,divider-clock �dpll3_m3_ck� ju�-clock-dpll4-m6�ti,divider-clock �dpll4_m6_ck�! j?u�?clock-emu-src-mux� ti,mux-clock�emu_src_mux_ck�#()*�wclock-pclk-fck�ti,divider-clock �pclk_fck�+ juclock-pclkx2-fck�ti,divider-clock �pclkx2_fck�+ juclock-atclk-fck�ti,divider-clock �atclk_fck�+ juclock-traceclk-src-fck� ti,mux-clock�traceclk_src_fck�#()* �,clock-traceclk-fck�ti,divider-clock �traceclk_fck�, judpll3_m3x2_mul_ck�fixed-factor-clock�-���.dpll3_m3x2_ck@d00�ti,hsdiv-gate-clock�. � ��/emu_core_alwon_ck�fixed-factor-clock�/���(sys_altclk� fixed-clockZ�6mcbsp_clks� fixed-clockZ� core_ck�fixed-factor-clock� ���0dpll1_fck@940�ti,divider-clock�0 j� @u�1dpll1_ck@904�ti,omap3-dpll-clock�#1�  $ @ 4�dpll1_x2_ck�fixed-factor-clock����2dpll1_x2m2_ck@944�ti,divider-clock�2j� Du�Fcm_96m_fck�fixed-factor-clock�3���4clock@d40 ti,clksel� @�clock-dpll3-m2�ti,divider-clock �dpll3_m2_ck� ju� clock-omap-96m-fck� ti,mux-clock �omap_96m_fck�4# �Zclock-omap-54m-fck� ti,mux-clock �omap_54m_fck�56 �Bclock-omap-48m-fck� ti,mux-clock �omap_48m_fck�76 �:clock@e40 ti,clksel�@�clock-dpll4-m3�ti,divider-clock �dpll4_m3_ck�! j u�8clock-dpll4-m4�ti,divider-clock �dpll4_m4_ck�!ju�;dpll4_m3x2_mul_ck�fixed-factor-clock�8���9dpll4_m3x2_ck@d00�ti,hsdiv-gate-clock�9 � ��5cm_96m_d2_fck�fixed-factor-clock�4���7omap_12m_fck�fixed-factor-clock�:���[dpll4_m4x2_mul_ck�ti,fixed-factor-clock�;����<dpll4_m4x2_ck@d00�ti,gate-clock�< � ���_dpll4_m5_ck@f40�ti,divider-clock�!j?�@u�=dpll4_m5x2_mul_ck�ti,fixed-factor-clock�=����>dpll4_m5x2_ck@d00�ti,hsdiv-gate-clock�> � ���{dpll4_m6x2_mul_ck�fixed-factor-clock�?���@dpll4_m6x2_ck@d00�ti,hsdiv-gate-clock�@ � ��Aemu_per_alwon_ck�fixed-factor-clock�A���)clock@d70 ti,clksel� p�clock-clkout2-src-gate� ti,composite-no-wait-gate-clock�clkout2_src_gate_ck�0 �Dclock-clkout2-src-mux�ti,composite-mux-clock�clkout2_src_mux_ck�0#4B�Eclock-sys-clkout2�ti,divider-clock �sys_clkout2�C j@�clkout2_src_ck�ti,composite-clock�DE�Cmpu_ck�fixed-factor-clock�F���Garm_fck@924�ti,divider-clock�G� $jemu_mpu_alwon_ck�fixed-factor-clock�G���*clock@a40 ti,clksel� @�clock-l3-ick�ti,divider-clock�l3_ick�0ju�Hclock-l4-ick�ti,divider-clock�l4_ick�H ju�Jclock-gpt10-mux-fck�ti,composite-mux-clock�gpt10_mux_fck�I# �Wclock-gpt11-mux-fck�ti,composite-mux-clock�gpt11_mux_fck�I# �Yclock-ssi-ssr-div-fck-3430es2�ti,composite-divider-clock�ssi_ssr_div_fck_3430es2�$ $���clock@c40 ti,clksel� @�clock-rm-ick�ti,divider-clock�rm_ick�J juclock-gpt1-mux-fck�ti,composite-mux-clock �gpt1_mux_fck�I#�bclock-usim-mux-fck�ti,composite-mux-clock �usim_mux_fck(�#KLMNOPQRS u��clock@a00 ti,clksel� �clock-gpt10-gate-fck�ti,composite-gate-clock�gpt10_gate_fck�# �Vclock-gpt11-gate-fck�ti,composite-gate-clock�gpt11_gate_fck�# �Xclock-mmchs2-fck�ti,wait-gate-clock �mmchs2_fck� ��clock-mmchs1-fck�ti,wait-gate-clock �mmchs1_fck� ��clock-i2c3-fck�ti,wait-gate-clock �i2c3_fck� ��clock-i2c2-fck�ti,wait-gate-clock �i2c2_fck� ��clock-i2c1-fck�ti,wait-gate-clock �i2c1_fck� ��clock-mcbsp5-gate-fck�ti,composite-gate-clock�mcbsp5_gate_fck�  � clock-mcbsp1-gate-fck�ti,composite-gate-clock�mcbsp1_gate_fck�  � clock-mcspi4-fck�ti,wait-gate-clock �mcspi4_fck�T ��clock-mcspi3-fck�ti,wait-gate-clock �mcspi3_fck�T ��clock-mcspi2-fck�ti,wait-gate-clock �mcspi2_fck�T ��clock-mcspi1-fck�ti,wait-gate-clock �mcspi1_fck�T ��clock-uart2-fck�ti,wait-gate-clock �uart2_fck�T ��clock-uart1-fck�ti,wait-gate-clock �uart1_fck�T ��clock-hdq-fck�ti,wait-gate-clock�hdq_fck�U ��clock-modem-fck�ti,omap3-interface-clock �modem_fck�# ��clock-mspro-fck�ti,wait-gate-clock �mspro_fck� clock-ssi-ssr-gate-fck-3430es2� ti,composite-no-wait-gate-clock�ssi_ssr_gate_fck_3430es2�$ �clock-mmchs3-fck�ti,wait-gate-clock �mmchs3_fck� ��gpt10_fck�ti,composite-clock�VWgpt11_fck�ti,composite-clock�XYcore_96m_fck�fixed-factor-clock�Z���core_48m_fck�fixed-factor-clock�:���Tcore_12m_fck�fixed-factor-clock�[���Ucore_l3_ick�fixed-factor-clock�H���\clock@a10 ti,clksel� �clock-sdrc-ick�ti,wait-gate-clock �sdrc_ick�\ ��clock-mmchs2-ick�ti,omap3-interface-clock �mmchs2_ick�] ��clock-mmchs1-ick�ti,omap3-interface-clock �mmchs1_ick�] ��clock-hdq-ick�ti,omap3-interface-clock�hdq_ick�] ��clock-mcspi4-ick�ti,omap3-interface-clock �mcspi4_ick�] ��clock-mcspi3-ick�ti,omap3-interface-clock �mcspi3_ick�] ��clock-mcspi2-ick�ti,omap3-interface-clock �mcspi2_ick�] ��clock-mcspi1-ick�ti,omap3-interface-clock �mcspi1_ick�] ��clock-i2c3-ick�ti,omap3-interface-clock �i2c3_ick�] ��clock-i2c2-ick�ti,omap3-interface-clock �i2c2_ick�] ��clock-i2c1-ick�ti,omap3-interface-clock �i2c1_ick�] ��clock-uart2-ick�ti,omap3-interface-clock �uart2_ick�] ��clock-uart1-ick�ti,omap3-interface-clock �uart1_ick�] ��clock-gpt11-ick�ti,omap3-interface-clock �gpt11_ick�] ��clock-gpt10-ick�ti,omap3-interface-clock �gpt10_ick�] ��clock-mcbsp5-ick�ti,omap3-interface-clock �mcbsp5_ick�] ��clock-mcbsp1-ick�ti,omap3-interface-clock �mcbsp1_ick�] ��clock-omapctrl-ick�ti,omap3-interface-clock �omapctrl_ick�] ��clock-aes2-ick�ti,omap3-interface-clock �aes2_ick�] �clock-sha12-ick�ti,omap3-interface-clock �sha12_ick�] ��clock-icr-ick�ti,omap3-interface-clock�icr_ick�] clock-des2-ick�ti,omap3-interface-clock �des2_ick�] clock-mspro-ick�ti,omap3-interface-clock �mspro_ick�] clock-mailboxes-ick�ti,omap3-interface-clock�mailboxes_ick�] clock-sad2d-ick�ti,omap3-interface-clock �sad2d_ick�H ��clock-hsotgusb-ick-3430es2�"ti,omap3-hsotgusb-interface-clock�hsotgusb_ick_3430es2�\ ��clock-ssi-ick-3430es2�ti,omap3-ssi-interface-clock�ssi_ick_3430es2�^ �clock-mmchs3-ick�ti,omap3-interface-clock �mmchs3_ick�] ��gpmc_fck�fixed-factor-clock�\��core_l4_ick�fixed-factor-clock�J���]clock@e00 ti,clksel��clock-dss-tv-fck�ti,gate-clock �dss_tv_fck�B ��clock-dss-96m-fck�ti,gate-clock �dss_96m_fck�Z ��clock-dss2-alwon-fck�ti,gate-clock�dss2_alwon_fck�# ��clock-dss1-alwon-fck-3430es2�ti,dss-gate-clock�dss1_alwon_fck_3430es2�_ ���dummy_ck� fixed-clockZclock@c00 ti,clksel� �clock-gpt1-gate-fck�ti,composite-gate-clock�gpt1_gate_fck�# �aclock-gpio1-dbck�ti,gate-clock �gpio1_dbck�` ��clock-wdt2-fck�ti,wait-gate-clock �wdt2_fck�` ��clock-sr1-fck�ti,wait-gate-clock�sr1_fck�# �clock-sr2-fck�ti,wait-gate-clock�sr2_fck�# �clock-usim-gate-fck�ti,composite-gate-clock�usim_gate_fck�Z ��gpt1_fck�ti,composite-clock�ab�wkup_32k_fck�fixed-factor-clock�I���`clock@c10 ti,clksel� �clock-wdt2-ick�ti,omap3-interface-clock �wdt2_ick�c ��clock-wdt1-ick�ti,omap3-interface-clock �wdt1_ick�c ��clock-gpio1-ick�ti,omap3-interface-clock �gpio1_ick�c ��clock-omap-32ksync-ick�ti,omap3-interface-clock�omap_32ksync_ick�c ��clock-gpt12-ick�ti,omap3-interface-clock �gpt12_ick�c ��clock-gpt1-ick�ti,omap3-interface-clock �gpt1_ick�c ��clock-usim-ick�ti,omap3-interface-clock �usim_ick�c ��per_96m_fck�fixed-factor-clock�3��� per_48m_fck�fixed-factor-clock�:���dclock@1000 ti,clksel��clock-uart3-fck�ti,wait-gate-clock �uart3_fck�d ��clock-gpt2-gate-fck�ti,composite-gate-clock�gpt2_gate_fck�# �fclock-gpt3-gate-fck�ti,composite-gate-clock�gpt3_gate_fck�# �hclock-gpt4-gate-fck�ti,composite-gate-clock�gpt4_gate_fck�# �jclock-gpt5-gate-fck�ti,composite-gate-clock�gpt5_gate_fck�# �lclock-gpt6-gate-fck�ti,composite-gate-clock�gpt6_gate_fck�# �nclock-gpt7-gate-fck�ti,composite-gate-clock�gpt7_gate_fck�# �pclock-gpt8-gate-fck�ti,composite-gate-clock�gpt8_gate_fck�# �rclock-gpt9-gate-fck�ti,composite-gate-clock�gpt9_gate_fck�# �tclock-gpio6-dbck�ti,gate-clock �gpio6_dbck�e ��clock-gpio5-dbck�ti,gate-clock �gpio5_dbck�e ��clock-gpio4-dbck�ti,gate-clock �gpio4_dbck�e ��clock-gpio3-dbck�ti,gate-clock �gpio3_dbck�e ��clock-gpio2-dbck�ti,gate-clock �gpio2_dbck�e ��clock-wdt3-fck�ti,wait-gate-clock �wdt3_fck�e ��clock-mcbsp2-gate-fck�ti,composite-gate-clock�mcbsp2_gate_fck�  �clock-mcbsp3-gate-fck�ti,composite-gate-clock�mcbsp3_gate_fck�  �clock-mcbsp4-gate-fck�ti,composite-gate-clock�mcbsp4_gate_fck�  �clock-uart4-fck�ti,wait-gate-clock �uart4_fck�d ��clock@1040 ti,clksel�@�clock-gpt2-mux-fck�ti,composite-mux-clock �gpt2_mux_fck�I#�gclock-gpt3-mux-fck�ti,composite-mux-clock �gpt3_mux_fck�I# �iclock-gpt4-mux-fck�ti,composite-mux-clock �gpt4_mux_fck�I# �kclock-gpt5-mux-fck�ti,composite-mux-clock �gpt5_mux_fck�I# �mclock-gpt6-mux-fck�ti,composite-mux-clock �gpt6_mux_fck�I# �oclock-gpt7-mux-fck�ti,composite-mux-clock �gpt7_mux_fck�I# �qclock-gpt8-mux-fck�ti,composite-mux-clock �gpt8_mux_fck�I# �sclock-gpt9-mux-fck�ti,composite-mux-clock �gpt9_mux_fck�I# �ugpt2_fck�ti,composite-clock�fg�gpt3_fck�ti,composite-clock�higpt4_fck�ti,composite-clock�jkgpt5_fck�ti,composite-clock�lmgpt6_fck�ti,composite-clock�nogpt7_fck�ti,composite-clock�pqgpt8_fck�ti,composite-clock�rsgpt9_fck�ti,composite-clock�tuper_32k_alwon_fck�fixed-factor-clock�I���eper_l4_ick�fixed-factor-clock�J���vclock@1010 ti,clksel��clock-gpio6-ick�ti,omap3-interface-clock �gpio6_ick�v ��clock-gpio5-ick�ti,omap3-interface-clock �gpio5_ick�v ��clock-gpio4-ick�ti,omap3-interface-clock �gpio4_ick�v ��clock-gpio3-ick�ti,omap3-interface-clock �gpio3_ick�v ��clock-gpio2-ick�ti,omap3-interface-clock �gpio2_ick�v ��clock-wdt3-ick�ti,omap3-interface-clock �wdt3_ick�v ��clock-uart3-ick�ti,omap3-interface-clock �uart3_ick�v ��clock-uart4-ick�ti,omap3-interface-clock �uart4_ick�v ��clock-gpt9-ick�ti,omap3-interface-clock �gpt9_ick�v ��clock-gpt8-ick�ti,omap3-interface-clock �gpt8_ick�v ��clock-gpt7-ick�ti,omap3-interface-clock �gpt7_ick�v ��clock-gpt6-ick�ti,omap3-interface-clock �gpt6_ick�v ��clock-gpt5-ick�ti,omap3-interface-clock �gpt5_ick�v ��clock-gpt4-ick�ti,omap3-interface-clock �gpt4_ick�v ��clock-gpt3-ick�ti,omap3-interface-clock �gpt3_ick�v ��clock-gpt2-ick�ti,omap3-interface-clock �gpt2_ick�v ��clock-mcbsp2-ick�ti,omap3-interface-clock �mcbsp2_ick�v ��clock-mcbsp3-ick�ti,omap3-interface-clock �mcbsp3_ick�v ��clock-mcbsp4-ick�ti,omap3-interface-clock �mcbsp4_ick�v ��emu_src_ck�ti,clkdm-gate-clock�w�+secure_32k_fck� fixed-clockZ��xgpt12_fck�fixed-factor-clock�x���wdt1_fck�fixed-factor-clock�x��security_l4_ick2�fixed-factor-clock�J���yclock@a14 ti,clksel� �clock-aes1-ick�ti,omap3-interface-clock �aes1_ick�y �clock-rng-ick�ti,omap3-interface-clock�rng_ick�y ��clock-sha11-ick�ti,omap3-interface-clock �sha11_ick�y clock-des1-ick�ti,omap3-interface-clock �des1_ick�y clock-pka-ick�ti,omap3-interface-clock�pka_ick�z clock@f00 ti,clksel��clock-cam-mclk�ti,gate-clock �cam_mclk�{ �clock-csi2-96m-fck�ti,gate-clock �csi2_96m_fck� ��cam_ick@f10�!ti,omap3-no-wait-interface-clock�J� ��security_l3_ick�fixed-factor-clock�H���zssi_l4_ick�fixed-factor-clock�J���^sr_l4_ick�fixed-factor-clock�J��dpll2_fck@40�ti,divider-clock�0 j�@u�|dpll2_ck@4�ti,omap3-dpll-clock�#|�$@4!�}dpll2_m2_ck@44�ti,divider-clock�}j�Du�~iva2_ck@0�ti,wait-gate-clock�~� ��clock@a18 ti,clksel� �clock-mad2d-ick�ti,omap3-interface-clock �mad2d_ick�H ��clock-usbtll-ick�ti,omap3-interface-clock �usbtll_ick�] ��ssi_ssr_fck_3430es2�ti,composite-clock����ssi_sst_fck_3430es2�fixed-factor-clock�����sys_d2_ck�fixed-factor-clock�#���Komap_96m_d2_fck�fixed-factor-clock�Z���Lomap_96m_d4_fck�fixed-factor-clock�Z���Momap_96m_d8_fck�fixed-factor-clock�Z���Nomap_96m_d10_fck�fixed-factor-clock�Z�� �Odpll5_m2_d4_ck�fixed-factor-clock�����Pdpll5_m2_d8_ck�fixed-factor-clock�����Qdpll5_m2_d16_ck�fixed-factor-clock�����Rdpll5_m2_d20_ck�fixed-factor-clock�����Susim_fck�ti,composite-clock���dpll5_ck@d04�ti,omap3-dpll-clock�##�  $ L 4��dpll5_m2_ck@d50�ti,divider-clock��j� Pu��sgx_gate_fck@b00�ti,composite-gate-clock�0 � ��core_d3_ck�fixed-factor-clock�0����core_d4_ck�fixed-factor-clock�0����core_d6_ck�fixed-factor-clock�0����omap_192m_alwon_fck�fixed-factor-clock�'����core_d2_ck�fixed-factor-clock�0����sgx_mux_fck@b40�ti,composite-mux-clock ����4����� @��sgx_fck�ti,composite-clock����sgx_ick@b10�ti,wait-gate-clock�H�  ��cpefuse_fck@a08�ti,gate-clock�#�  ��ts_fck@a08�ti,gate-clock�I�  ��usbtll_fck@a08�ti,wait-gate-clock���  ��dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�J� ��usbhost_120m_fck@1400�ti,gate-clock��� ��usbhost_48m_fck@1400�ti,dss-gate-clock�:� ��usbhost_ick@1410�ti,omap3-dss-interface-clock�J� ��clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainl����������������������������emu_clkdmti,clockdomain�+dpll4_clkdmti,clockdomain�!wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain��������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�}d2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����target-module@48320000ti,sysc-omap2ti,sysc�H2H2 revsysc0�`��fckick+ H2counter@0ti,omap-counter32k� interrupt-controller@48200000ti,omap3-intc*�H �target-module@48056000ti,sysc-omap2ti,sysc�H`H`,H`(revsyscsyss## 5 0>�\�ick+ H`dma-controller@0ti,omap3630-sdmati,omap-sdma�� CN [`�gpio@48310000ti,omap3-gpio�H1��gpio1hz�*��gpio@49050000ti,omap3-gpio�I��gpio2z�*gpio@49052000ti,omap3-gpio�I ��gpio3z�*gpio@49054000ti,omap3-gpio�I@� �gpio4z�*gpio@49056000ti,omap3-gpio�I`�!�gpio5z�*�"gpio@49058000ti,omap3-gpio�I��"�gpio6z�*�serial@4806a000ti,omap3-uart�H� �HK12Ptxrx�uart1Z�lzdefault��serial@4806c000ti,omap3-uart�H��IK34Ptxrx�uart2Z�lzdefault��serial@49020000ti,omap3-uart�I�JK56Ptxrx�uart3Z�lzdefault��i2c@48070000 ti,omap3-i2c�H��8+�i2c1zdefault��Z'�@twl@48�H�  ti,twl4030*zdefault���audioti,twl4030-audiocodecrtcti,twl4030-rtc� bciti,twl4030-bci� ���� �vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� regulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0���regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5��regulator-vusb1v8ti,twl4030-vusb1v8��regulator-vusb3v1ti,twl4030-vusb3v1��regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@ �vdds_dsiregulator-vsimti,twl4030-vsim�w@�-����gpioti,twl4030-gpioz�*���twl4030-usbti,twl4030-usb� ������ �pwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad�*:madcti,twl4030-madc�M��i2c@48072000 ti,omap3-i2c�H ��9+�i2c2i2c@48060000 ti,omap3-i2c�H��=+�i2c3zdefault��Z��� eeprom@50 ti,eeprom�Pmailbox@48094000ti,omap3-mailbox�mailbox�H @�_k}mbox-dsp � �spi@48098000ti,omap2-mcspi�H ��A+�mcspi1�@K#$%&'()* Ptx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi�H ��B+�mcspi2� K+,-.Ptx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H ��[+�mcspi3� KPtx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H ��0+�mcspi4�KFGPtx0rx01w@480b2000 ti,omap3-1w�H �:�hdq1wmmc@4809c000ti,omap3-hsmmc�H ��S�mmc1�K=>Ptxrx��zdefault�������� �� ��mmc@480b4000ti,omap3-hsmmc�H @�V�mmc2K/0Ptxrxzdefault�������mmc@480ad000ti,omap3-hsmmc�H ��^�mmc3KMNPtxrx disabledmmu@480bd400%ti,omap2-iommu�H ����mmu_isp2�mmu@5d000000%ti,omap2-iommu�]���mmu_iva disabledwdt@48314000 ti,omap3-wdt�H1@� �wd_timer2mcbsp@48074000ti,omap3-mcbsp�H@�mpu �;< BcommontxrxR��mcbsp1K Ptxrx���fck disabledtarget-module@480a0000ti,sysc-omap2ti,sysc�H <H @H Drevsyscsyss#0>���ick+ H rng@0 ti,omap2-rng� �4mcbsp@49022000ti,omap3-mcbsp�I �I�� mpusidetone�>?BcommontxrxsidetoneR�mcbsp2mcbsp2_sidetoneK!"Ptxrx���fckickokayzdefault��mcbsp@49024000ti,omap3-mcbsp�I@�I�� mpusidetone�YZBcommontxrxsidetoneR��mcbsp3mcbsp3_sidetoneKPtxrx���fckick disabledmcbsp@49026000ti,omap3-mcbsp�I`�mpu �67 BcommontxrxR��mcbsp4KPtxrx��fcka disabledmcbsp@48096000ti,omap3-mcbsp�H `�mpu �QR BcommontxrxR��mcbsp5KPtxrx��fck disabledsham@480c3000ti,omap3-sham�sham�H 0d�1KEPrxtarget-module@48318000ti,sysc-omap2-timerti,sysc�H1�H1�H1�revsyscsyss#' 0>���fckick+ H1�r�timer@0ti,omap3430-timer����fck�%���Itarget-module@49032000ti,sysc-omap2-timerti,sysc�I I I revsyscsyss#' 0>���fckick+ I timer@0ti,omap3430-timer��&timer@49034000ti,omap3430-timer�I@�'�timer3timer@49036000ti,omap3430-timer�I`�(�timer4timer@49038000ti,omap3430-timer�I��)�timer5�timer@4903a000ti,omap3430-timer�I��*�timer6�timer@4903c000ti,omap3430-timer�I��+�timer7�timer@4903e000ti,omap3430-timer�I��,�timer8��timer@49040000ti,omap3430-timer�I�-�timer9�timer@48086000ti,omap3430-timer�H`�.�timer10�timer@48088000ti,omap3430-timer�H��/�timer11�target-module@48304000ti,sysc-omap2-timerti,sysc�H0@H0@H0@revsyscsyss#' 0>���fckick+ H0@timer@0ti,omap3430-timer��_��usbhstll@48062000 ti,usbhs-tll�H �N �usb_tll_hsusbhshost@48064000ti,usbhs-host�H@ �usb_host_hs+ �ehci-phyohci@48064400ti,ohci-omap3�HD�L�ehci@48064800 ti,ehci-omap�HH�Mgpmc@6e000000ti,omap3430-gpmc�gpmc�n��KPrxtx%+*z�zdefault�  0,� nand@0,0ti,omap2-nand �  �7micron,mt29c4g96mazFUgbch8w��,�,��"�,�(�6 @R-R>(P+okayonenand@0,0ti,omap2-onenand �hw����U���`�`�� � ��`��`r-r Z� )C[P>Zw.�+ disabledethernet@gpmcsmsc,lan9221smsc,lan9115r���*�$�� � ��*��$<-6 $�)P>*}�� � ��zdefault�  �� �usb_otg_hs@480ab000ti,omap3-musb�H ��\]Bmcdma �usb_otg_hs��     %usb2-phy /2dss@48050000 ti,omap3-dss�Hokay �dss_core���fck+dispc@48050400ti,omap3-dispc�H� �dss_dispc���fckencoder@4804fc00 ti,omap3-dsi�H�H�@H� protophypll� disabled �dss_dsi1��� �fcksys_clk+encoder@48050800ti,omap3-rfbi�H disabled �dss_rfbi����fckickencoder@48050c00ti,omap3-venc�H  disabled �dss_venc����fcktv_dac_clkportendpoint 5 E�ssi-controller@48058000 ti,omap3-ssi�ssiokay�H�H�sysgdd�GBgdd_mpu+ �� �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H�H�txrx�CDssi-port@4805b000ti,omap3-ssi-port�H�H�txrx�EFserial@49042000ti,omap3-uart�I �PKQRPtxrx�uart4Z�lregulator-abb-mpu ti,abb-v1 �abb_mpu_iva+�H0r�H0hbase-addressint-address P�# i z` �sO�7���pinmux@480025a0 ti,omap3-padconfpinctrl-single�H%�\+ *?]�zdefault�pinmux_hsusbb1_pins`�:8L N < > @ B D F H J �pinmux_leds_pins�TVX�pinmux_mmc1_cd_pins�Z��isp@480bc000 ti,omap3-isp�H ��H �� ��� ��ports+bandgap@48002524�H%$ti,omap36xx-bandgap ��target-module@480cb000ti,sysc-omap3630-srti,sysc�smartreflex_core�H �8sysc# 0��fck+ H �smartreflex@0ti,omap3-smartreflex-core��target-module@480c9000ti,sysc-omap3630-srti,sysc�smartreflex_mpu_iva�H �8sysc# 0��fck+ H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva��target-module@50000000ti,sysc-omap4ti,sysc�P�P� revsysc 5 0���fckick+ Popp-tableoperating-points-v2-ti-cpu��opp50-300000000 �� �ssssss ����� �opp100-600000000 �#�F �O�O�O�O�O�O� �����opp130-800000000 �/� �7�7�7�7�7�7� �����opp1g-1000000000 �;�� ������� �����opp_supplyti,omap-opp-supply ��thermal-zonescpu-thermal � "� 0N  =tripscpu_alert M8� Y��passive�cpu_crit M_� Y� �criticalcooling-mapsmap0 d i��������memory@80000000�memory�� soundti,omap-twl4030 xigep2 �regulator-vdd33regulator-fixed�vdd33 �regulator-vddvarioregulator-fixed �vddvario �� regulator-vdd33aregulator-fixed�vdd33a �� ledszdefault� gpio-ledsboot �omap3:green:boot �� �onuser0 �omap3:red:user0 �� �offuser1 �omap3:red:user1 �� �offuser2 �omap3:green:user1 ��hsusb1_power_regregulator-fixed �hsusb1_vbus�2Z��2Z� �� �p�hsusb1_phyusb-nop-xceiv �� ��encoder ti,tfp410 � ports+port@0�endpoint 5�port@1�endpoint 5�!connectordvi-connector �dvi � � portendpoint 5!�fixedregulator-mmcsdioregulator-fixed�vmmcsdio_fixed�2Z��2Z���mmc2_pwrseqmmc-pwrseq-simple �" " �� compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellsphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthcd-gpioswp-gpiosmmc-pwrseqnon-removablestatus#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport1-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,sync-readgpmc,sync-writegpmc,burst-lengthgpmc,burst-wrapgpmc,burst-readgpmc,burst-writegpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-deviceti,modelti,mcbspregulator-always-onlabeldefault-stategpiostartup-delay-usreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-bus