� ��<8,(�+�(ti,dra72-evmti,dra722ti,dra72ti,dra7& 7TI DRA722chosenB=/ocp/interconnect@48000000/segment@0/target-module@6a000/serial@0aliases?I/ocp/interconnect@48000000/segment@0/target-module@70000/i2c@0?N/ocp/interconnect@48000000/segment@0/target-module@72000/i2c@0?S/ocp/interconnect@48000000/segment@0/target-module@60000/i2c@0?X/ocp/interconnect@48000000/segment@0/target-module@7a000/i2c@0?]/ocp/interconnect@48000000/segment@0/target-module@7c000/i2c@0Bb/ocp/interconnect@48000000/segment@0/target-module@6a000/serial@0Bj/ocp/interconnect@48000000/segment@0/target-module@6c000/serial@0Br/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0Bz/ocp/interconnect@48000000/segment@0/target-module@6e000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@66000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@68000/serial@0B�/ocp/interconnect@48400000/segment@0/target-module@20000/serial@0B�/ocp/interconnect@48400000/segment@0/target-module@22000/serial@0B�/ocp/interconnect@48400000/segment@0/target-module@24000/serial@0E�/ocp/interconnect@4ae00000/segment@20000/target-module@b000/serial@0X�/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/ethernet-ports/port@1X�/ocp/interconnect@48400000/segment@0/target-module@84000/switch@0/ethernet-ports/port@2B�/ocp/interconnect@4ae00000/segment@30000/target-module@c000/can@0?�/ocp/interconnect@48400000/segment@0/target-module@80000/can@0"�/ocp/target-module@4b300000/spi@0�/ocp/ipu@58820000�/ocp/ipu@55020000�/ocp/dsp@40800000 �/connectortimerarm,armv7-timer �disabled0�   &interrupt-controller@48211000arm,cortex-a15-gic @/H!H! H!@ H!`  � &3interrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu /H(&3 cpuscpu@0;cpuarm,cortex-a15/G[bcpun��|��3opp-tableoperating-points-v2-ti-cpu�3opp_nom-1000000000�;���,� �P�0,� �P�0���opp_od-1176000000�FV��@ ��@�@ ��@��opp_high@1500000000�Yh/�v�~��v�~����ocpsimple-pm-bus�[ �����l3-noc@44000000ti,dra7-l3-noc/DE � interconnect@4a000000ti,dra7-l4-cfgsimple-pm-bus�  [ bfck/JJJ aplaia0$�JJ J segment@0simple-pm-bus\� @@PP``�� ��``pp�� ��� � � � � � � � � � � �@@PP``pp � � �target-module@2000ti,sysc-omap4ti,sysc/ rev � scm@0ti,dra7-scm-coresimple-bus/  � scm_conf@0sysconsimple-bus/ �3pbias_regulator@e00ti,pbias-dra7ti,pbias-omap/�pbias_mmc_omap5pbias_mmc_omap5'w@?2Z�3�phy-gmii-selti,dra7xx-phy-gmii-sel/TW3�clocksclock-dss-deshdcp-0@558bti,gate-clockodss_deshdcp_clk[�/Xclock-ehrpwm0-tbclk-20@558bti,gate-clockoehrpwm0_tbclk[�/X3�clock-ehrpwm1-tbclk-21@558bti,gate-clockoehrpwm1_tbclk[�/X3�clock-ehrpwm2-tbclk-22@558bti,gate-clockoehrpwm2_tbclk[�/X3�clock-sys-32kb ti,mux-clock osys_32k_ck[�/�3Upinmux@1400ti,dra7-padconfpinctrl-single/h� � �?���3�dcan1_pins_default��3�dcan1_pins_sleep��3�mmc1_pins_default0�TX\`dh3�mmc1_pins_sdr120�TX\`dh3�mmc1_pins_hs0�TX\`dh3�mmc1_pins_sdr250�TX\`dh3�mmc1_pins_sdr500�T�X�\�`�d�h�3�mmc1_pins_ddr50_rev100�T�X�\�`�d�h�3�mmc1_pins_ddr50_rev200�TX\`dhmmc1_pins_sdr1040�TX\`dh3�mmc2_pins_defaultP�����������3�mmc2_pins_hsP�����������3�mmc2_pins_ddr_rev10P�����������3�mmc2_pins_ddr_rev20P�����������mmc2_pins_hs200P�����������3�mmc4_pins_default0�������3�scm_conf@1c04syscon/ �3�scm_conf@1c24syscon/$$3ddma-router@b78ti,dra7-dma-crossbar/ x���#3�dma-router@c78ti,dra7-dma-crossbar/ x|��#3�target-module@5000ti,sysc-omap4ti,sysc/Prev �Pcm_core_aon@0ti,dra7-cm-core-aonsimple-bus/  � clocksclock-atl-clkin0bti,dra7-atl-clockoatl_clkin0_ck [3�clock-atl-clkin1bti,dra7-atl-clockoatl_clkin1_ck [3�clock-atl-clkin2bti,dra7-atl-clockoatl_clkin2_ck [3�clock-atl-clkin3bti,dra7-atl-clockoatl_clkin3_ck [3�clock-hdmi-clkinb fixed-clockohdmi_clkin_ck/35clock-mlb-clkinb fixed-clock omlb_clkin_ck/3�clock-mlbp-clkinb fixed-clockomlbp_clkin_ck/3�clock-pciesref-acsb fixed-clockopciesref_acs_clk_ck/��3Eclock-ref-clkin0b fixed-clockoref_clkin0_ck/clock-ref-clkin1b fixed-clockoref_clkin1_ck/clock-ref-clkin2b fixed-clockoref_clkin2_ck/clock-ref-clkin3b fixed-clockoref_clkin3_ck/clock-rmiib fixed-clock ormii_clk_ck/clock-sdvenc-clkinb fixed-clockosdvenc_clkin_ck/clock-secure-32k-clk-srcb fixed-clockosecure_32k_clk_src_ck/�3~clock-sys-clk32-crystalb fixed-clockosys_clk32_crystal_ck/�3clock-sys-clk32-pseudobfixed-factor-clockosys_clk32_pseudo_ck[?Jb3clock-virt-12000000b fixed-clockovirt_12000000_ck/�3lclock-virt-13000000b fixed-clockovirt_13000000_ck/�]@clock-virt-16800000b fixed-clockovirt_16800000_ck/Y3nclock-virt-19200000b fixed-clockovirt_19200000_ck/$�3oclock-virt-20000000b fixed-clockovirt_20000000_ck/1-3mclock-virt-26000000b fixed-clockovirt_26000000_ck/���3pclock-virt-27000000b fixed-clockovirt_27000000_ck/���3qclock-virt-38400000b fixed-clockovirt_38400000_ck/I�3rclock-sys-clkin2b fixed-clock osys_clkin2/X�3sclock-usb-otg-clkinb fixed-clockousb_otg_clkin_ck/3{clock-video1-clkinb fixed-clockovideo1_clkin_ck/3?clock-video1-m2-clkinb fixed-clockovideo1_m2_clkin_ck/34clock-video2-clkinb fixed-clockovideo2_clkin_ck/3@clock-video2-m2-clkinb fixed-clockovideo2_m2_clkin_ck/33clock@1e0bti,omap4-dpll-m4xen-clock odpll_abe_ck[/����3clock-dpll-abe-x2bti,omap4-dpll-x2-clockodpll_abe_x2_ck[3clock-dpll-abe-m2x2-8@1f0bti,divider-clockodpll_abe_m2x2_ck[T_/�q�3clock-abe@108bti,divider-clockoabe_clk[T/�3uclock-dpll-abe-m2-8@1f0bti,divider-clockodpll_abe_m2_ck[T_/�q�3wclock-dpll-abe-m3x2-8@1f4bti,divider-clockodpll_abe_m3x2_ck[T_/�q�3clock-dpll-core-byp-mux-23@12cb ti,mux-clockodpll_core_byp_mux[�/,3clock@120bti,omap4-dpll-core-clock odpll_core_ck[/ $,(3clock-dpll-core-x2bti,omap4-dpll-x2-clockodpll_core_x2_ck[3clock-dpll-core-h12x2-8@13cbti,divider-clockodpll_core_h12x2_ck[T?_/<q�3 clock-mpu-dpll-hs-clk-divbfixed-factor-clockompu_dpll_hs_clk_div[ ?J3!clock@160bti,omap5-mpu-dpll-clock odpll_mpu_ck[!/`dlh3clock-dpll-mpu-m2-8@170bti,divider-clockodpll_mpu_m2_ck[T_/pq�3"clock-mpu-dclk-divbfixed-factor-clock ompu_dclk_div["?J3�clock-dsp-dpll-hs-clk-divbfixed-factor-clockodsp_dpll_hs_clk_div[ ?J3#clock-dpll-dsp-byp-mux-23@240b ti,mux-clockodpll_dsp_byp_mux[#�/@3$clock@234bti,omap4-dpll-clock odpll_dsp_ck[$/48@<�%�#�F3%clock-dpll-dsp-m2-8@244bti,divider-clockodpll_dsp_m2_ck[%T_/Dq��&�#�F3&clock-iva-dpll-hs-clk-divbfixed-factor-clockoiva_dpll_hs_clk_div[ ?J3'clock-dpll-iva-byp-mux-23@1acb ti,mux-clockodpll_iva_byp_mux['�/�3(clock@1a0bti,omap4-dpll-clock odpll_iva_ck[(/�����)�Ep}@3)clock-dpll-iva-m2-8@1b0bti,divider-clockodpll_iva_m2_ck[)T_/�q��*�%3*clock-iva-dclkbfixed-factor-clock oiva_dclk[*?J3�clock-dpll-gpu-byp-mux-23@2e4b ti,mux-clockodpll_gpu_byp_mux[�/�3+clock@2d8bti,omap4-dpll-clock odpll_gpu_ck[+/�����,�Ly@3,clock-dpll-gpu-m2-8@2e8bti,divider-clockodpll_gpu_m2_ck[,T_/�q��-�_(k3-clock-dpll-core-m2-8@130bti,divider-clockodpll_core_m2_ck[T_/0q�3.clock-core-dpll-out-dclk-divbfixed-factor-clockocore_dpll_out_dclk_div[.?J3�clock-dpll-ddr-byp-mux-23@21cb ti,mux-clockodpll_ddr_byp_mux[�/3/clock@210bti,omap4-dpll-clock odpll_ddr_ck[//30clock-dpll-ddr-m2-8@220bti,divider-clockodpll_ddr_m2_ck[0T_/ q�3xclock-dpll-gmac-byp-mux-23@2b4b ti,mux-clockodpll_gmac_byp_mux[�/�31clock@2a8bti,omap4-dpll-clock odpll_gmac_ck[1/����32clock-dpll-gmac-m2-8@2b8bti,divider-clockodpll_gmac_m2_ck[2T_/�q�3yclock-video2-dclk-divbfixed-factor-clockovideo2_dclk_div[3?J3�clock-video1-dclk-divbfixed-factor-clockovideo1_dclk_div[4?J3�clock-hdmi-dclk-divbfixed-factor-clockohdmi_dclk_div[5?J3�clock-per-dpll-hs-clk-divbfixed-factor-clockoper_dpll_hs_clk_div[?J3Hclock-usb-dpll-hs-clk-divbfixed-factor-clockousb_dpll_hs_clk_div[?J3Lclock-eve-dpll-hs-clk-divbfixed-factor-clockoeve_dpll_hs_clk_div[ ?J36clock-dpll-eve-byp-mux-23@290b ti,mux-clockodpll_eve_byp_mux[6�/�37clock@284bti,omap4-dpll-clock odpll_eve_ck[7/����38clock-dpll-eve-m2-8@294bti,divider-clockodpll_eve_m2_ck[8T_/�q�39clock-eve-dclk-divbfixed-factor-clock oeve_dclk_div[9?J3�clock-dpll-core-h13x2-8@140bti,divider-clockodpll_core_h13x2_ck[T?_/@q�clock-dpll-core-h14x2-8@144bti,divider-clockodpll_core_h14x2_ck[T?_/Dq�3Vclock-dpll-core-h22x2-8@154bti,divider-clockodpll_core_h22x2_ck[T?_/Tq�3Bclock-dpll-core-h23x2-8@158bti,divider-clockodpll_core_h23x2_ck[T?_/Xq�3[clock-dpll-core-h24x2-8@15cbti,divider-clockodpll_core_h24x2_ck[T?_/\q�clock-dpll-ddr-x2bti,omap4-dpll-x2-clockodpll_ddr_x2_ck[03:clock-dpll-ddr-h11x2-8@228bti,divider-clockodpll_ddr_h11x2_ck[:T?_/(q�clock-dpll-dsp-x2bti,omap4-dpll-x2-clockodpll_dsp_x2_ck[%3;clock-dpll-dsp-m3x2-8@248bti,divider-clockodpll_dsp_m3x2_ck[;T_/Hq��<�ׄ3<clock-dpll-gmac-x2bti,omap4-dpll-x2-clockodpll_gmac_x2_ck[23=clock-dpll-gmac-h11x2-8@2c0bti,divider-clockodpll_gmac_h11x2_ck[=T?_/�q�3>clock-dpll-gmac-h12x2-8@2c4bti,divider-clockodpll_gmac_h12x2_ck[=T?_/�q�clock-dpll-gmac-h13x2-8@2c8bti,divider-clockodpll_gmac_h13x2_ck[=T?_/�q�clock-dpll-gmac-m3x2-8@2bcbti,divider-clockodpll_gmac_m3x2_ck[=T_/�q�clock-gmii-m-clk-divbfixed-factor-clockogmii_m_clk_div[>?Jclock-hdmi-clk2-divbfixed-factor-clockohdmi_clk2_div[5?Jclock-hdmi-divbfixed-factor-clock ohdmi_div_clk[5?Jclock-l3-iclk-div-4@100bti,divider-clock ol3_iclk_divT�/[ �3clock-l4-root-clk-divbfixed-factor-clockol4_root_clk_div[?J3clock-video1-clk2-divbfixed-factor-clockovideo1_clk2_div[??Jclock-video1-divbfixed-factor-clockovideo1_div_clk[??Jclock-video2-clk2-divbfixed-factor-clockovideo2_clk2_div[@?Jclock-video2-divbfixed-factor-clockovideo2_div_clk[@?Jclock-dummyb fixed-clock odummy_ck/clockdomainsclock@300 ti,omap4-cmompu_cm/ �clock@20 ti,clkctrl ompu_clkctrl/ b3�clock@400 ti,omap4-cmodsp1_cm/ �clock@20 ti,clkctrl odsp1_clkctrl/ b3�clock@500 ti,omap4-cmoipu_cm/ �clock@20 ti,clkctrl oipu1_clkctrl/ b �A�B3Aclock@50 ti,clkctrl oipu_clkctrl/P4b3�clock@600 ti,omap4-cmodsp2_cm/ �clock@20 ti,clkctrl odsp2_clkctrl/ bclock@700 ti,omap4-cmortc_cm/` �`clock@20 ti,clkctrl ortc_clkctrl/ (b3�clock@760 ti,omap4-cmovpe_cm/`  �` clock@0 ti,clkctrl ovpe_clkctrl/ b3�target-module@8000ti,sysc-omap4ti,sysc/�rev �� cm_core@0ti,dra7-cm-coresimple-bus/0 �0clocksclock@200bti,omap4-dpll-clockodpll_pcie_ref_ck[/ 3Cclock-dpll-pcie-ref-m2ldo-8@210bti,divider-clockodpll_pcie_ref_m2ldo_ck[CT_/q�3Dclock-apll-pcie-in-clk-mux-7@4ae06118 ti,mux-clockoapll_pcie_in_clk_mux[DEb/�3Fclock@21cbti,dra7-apll-clock oapll_pcie_ck[FC/ 3Gclock-optfclk-pciephy-div-8@4a00821cti,divider-clockooptfclk_pciephy_div[Gb/��T3fclock-apll-pcie-clkvcoldobfixed-factor-clockoapll_pcie_clkvcoldo[G?Jclock-apll-pcie-clkvcoldo-divbfixed-factor-clockoapll_pcie_clkvcoldo_div[G?Jclock-apll-pcie-m2bfixed-factor-clockoapll_pcie_m2_ck[G?J3}clock-dpll-per-byp-mux-23@14cb ti,mux-clockodpll_per_byp_mux[H�/L3Iclock@140bti,omap4-dpll-clock odpll_per_ck[I/@DLH3Jclock-dpll-per-m2-8@150bti,divider-clockodpll_per_m2_ck[JT_/Pq�3Kclock-func-96m-aon-dclk-divbfixed-factor-clockofunc_96m_aon_dclk_div[K?J3�clock-dpll-usb-byp-mux-23@18cb ti,mux-clockodpll_usb_byp_mux[L�/�3Mclock@180bti,omap4-dpll-j-type-clock odpll_usb_ck[M/����3Nclock-dpll-usb-m2-8@190bti,divider-clockodpll_usb_m2_ck[NT_/�q�3Rclock-dpll-pcie-ref-m2-8@210bti,divider-clockodpll_pcie_ref_m2_ck[CT_/q�3|clock-dpll-per-x2bti,omap4-dpll-x2-clockodpll_per_x2_ck[J3Oclock-dpll-per-h11x2-8@158bti,divider-clockodpll_per_h11x2_ck[OT?_/Xq�3Pclock-dpll-per-h12x2-8@15cbti,divider-clockodpll_per_h12x2_ck[OT?_/\q�clock-dpll-per-h13x2-8@160bti,divider-clockodpll_per_h13x2_ck[OT?_/`q�clock-dpll-per-h14x2-8@164bti,divider-clockodpll_per_h14x2_ck[OT?_/dq�3Wclock-dpll-per-m2x2-8@150bti,divider-clockodpll_per_m2x2_ck[OT_/Pq�3Qclock-dpll-usb-clkdcoldobfixed-factor-clockodpll_usb_clkdcoldo[N?J3Tclock-func-128mbfixed-factor-clockofunc_128m_clk[P?Jclock-func-12m-fclkbfixed-factor-clockofunc_12m_fclk[Q?Jclock-func-24mbfixed-factor-clock ofunc_24m_clk[K?Jclock-func-48m-fclkbfixed-factor-clockofunc_48m_fclk[Q?Jclock-func-96m-fclkbfixed-factor-clockofunc_96m_fclk[Q?Jclock-l3init-60m@104bti,divider-clockol3init_60m_fclk[R/�clock-clkout2-8@6b0bti,gate-clock oclkout2_clk[S�/�clock-l3init-960m-gfclk-8@6c0bti,gate-clockol3init_960m_gfclk[T�/�clock-usb-phy1-always-on-clk32k-8@640bti,gate-clockousb_phy1_always_on_clk32k[U�/@3`clock-usb-phy2-always-on-clk32k-8@688bti,gate-clockousb_phy2_always_on_clk32k[U�/�3bclock-usb-phy3-always-on-clk32k-8@698bti,gate-clockousb_phy3_always_on_clk32k[U�/�3cclock-gpu-core-gclk-mux-24@1220b ti,mux-clockogpu_core_gclk_mux [VW-�/ �X�-3Xclock-gpu-hyd-gclk-mux-26@1220b ti,mux-clockogpu_hyd_gclk_mux [VW-�/ �Y�-3Yclock-l3instr-ts-gclk-div-24@e50bti,divider-clockol3instr_ts_gclk_div[Z�/P � clock-vip1-gclk-mux-24@1020b ti,mux-clockovip1_gclk_mux[[�/ clock-vip2-gclk-mux-24@1028b ti,mux-clockovip2_gclk_mux[[�/(clock-vip3-gclk-mux-24@1030b ti,mux-clockovip3_gclk_mux[[�/0clockdomainsclock-coreaon-clkdmti,clockdomainocoreaon_clkdm[Nclock@600 ti,omap4-cm ocoreaon_cm/ �clock@20 ti,clkctrlocoreaon_clkctrl/ b3gclock@700 ti,omap4-cm ol3main1_cm/ �clock@20 ti,clkctrlol3main1_clkctrl/ tb3 clock@900 ti,omap4-cmoipu2_cm/  � clock@20 ti,clkctrl oipu2_clkctrl/ b3�clock@a00 ti,omap4-cmodma_cm/  � clock@20 ti,clkctrl odma_clkctrl/ b3^clock@b00 ti,omap4-cmoemif_cm/  � clock@20 ti,clkctrl oemif_clkctrl/ bclock@c00 ti,omap4-cmoatl_cm/  � clock@0 ti,clkctrl oatl_clkctrl/b3clock@d00 ti,omap4-cm ol4cfg_cm/  � clock@20 ti,clkctrlol4cfg_clkctrl/ �b3 clock@e00 ti,omap4-cm ol3instr_cm/ �clock@20 ti,clkctrlol3instr_clkctrl/ b3 clock@f00 ti,omap4-cmoiva_cm/ �clock@20 ti,clkctrl oiva_clkctrl/ b3�clock@1000 ti,omap4-cmocam_cm/ �clock@20 ti,clkctrl ocam_clkctrl/ ,b3�clock@1100 ti,omap4-cmodss_cm/ �clock@20 ti,clkctrl odss_clkctrl/ b3�clock@1200 ti,omap4-cmogpu_cm/ �clock@20 ti,clkctrl ogpu_clkctrl/ b3�clock@1300 ti,omap4-cm ol3init_cm/ �clock@20 ti,clkctrlol3init_clkctrl/ l�b3_clock@b0 ti,clkctrl opcie_clkctrl/� b3eclock@d0 ti,clkctrl ogmac_clkctrl/�b3�clock@1700 ti,omap4-cm ol4per_cm/ �clock@28 ti,clkctrlol4per_clkctrl(/(d�$�<@pb �\\�]3�clock@1a0 ti,clkctrlol4sec_clkctrl/�,b3�clock@c ti,clkctrlol4per2_clkctrl@/  � �8` x$�<b3\clock@14 ti,clkctrlol4per3_clkctrl/�0b3�target-module@56000ti,sysc-omap2ti,sysc/``,`(revsyscsyss�# & [^bfck �`dma-controller@0ti,omap4430-sdmati,omap-sdma/0�  �3 3target-module@5e000ti,sysc �disabled �� target-module@80000ti,sysc-omap2ti,sysc/revsyscsyss� & [_�bfck ��ocp2scp@0ti,omap-ocp2scp ��/ phy@4000ti,dra7x-usb2ti,omap-usb2/@@[`_�bwkupclkrefclkWQa3�phy@5000 ti,dra7x-usb2-phy2ti,omap-usb2/P@t[b_ bwkupclkrefclkWQa3�phy@4400 ti,omap-usb3/D�HdL@phy_rxphy_txpll_ctrl@p[c_�bwkupclksysclkrefclkW3�target-module@90000ti,sysc-omap2ti,sysc/   revsyscsyss� & [_�bfck � �ocp2scp@0ti,omap-ocp2scp ��/ pciephy@4000ti,phy-pipe3-pcie/@�Ddphy_rxphy_tx@d\d4[CDee e f;bdpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclkW3�pciephy@5000ti,phy-pipe3-pcie/P�Tdphy_rxphy_tx@d \d4[CDee e f;bdpll_refdpll_ref_m2wkupclkrefclkdiv-clkphy-divsysclkW �disabled3�phy@6000ti,phy-pipe3-sata/`�ddh@phy_rxphy_txpll_ctrl@t[_hbsysclkrefclkg�W3itarget-module@a0000ti,sysc �disabled � �target-module@d9000ti,sysc-omap4-srti,sysc/ �8sysc� [gbfck � �target-module@dd000ti,sysc-omap4-srti,sysc/ �8sysc� [gbfck � �target-module@e0000ti,sysc �disabled �target-module@f4000ti,sysc-omap4ti,sysc/@@ revsysc�  [ bfck �@mailbox@0ti,omap4-mailbox/$���w�� �disabledtarget-module@f6000ti,sysc-omap2ti,sysc/```revsyscsyss� & [ bfck �`spinlock@0ti,omap4-hwspinlock/�segment@100000simple-pm-bus��  00����  00@@PP``pp������������  00@@PP``pp������  00@@PP``pp��  00@@PP``pp��������������������������target-module@2000ti,sysc �disabled � target-module@8000ti,sysc �disabled ��target-module@40000ti,sysc-omap4ti,sysc/� revsysc  �h [_hbfck �sata@0snps,dwc-ahci/ �1�i �sata-phy [_h�target-module@51000ti,sysc �disabled �target-module@53000ti,sysc �disabled �0target-module@55000ti,sysc �disabled �Ptarget-module@57000ti,sysc �disabled �ptarget-module@59000ti,sysc �disabled ��target-module@5b000ti,sysc �disabled ��target-module@5d000ti,sysc �disabled ��target-module@5f000ti,sysc �disabled ��target-module@61000ti,sysc �disabled �target-module@63000ti,sysc �disabled �0target-module@65000ti,sysc �disabled �Ptarget-module@67000ti,sysc �disabled �ptarget-module@69000ti,sysc �disabled ��target-module@6b000ti,sysc �disabled ��target-module@6d000ti,sysc �disabled ��target-module@71000ti,sysc �disabled �target-module@73000ti,sysc �disabled �0target-module@75000ti,sysc �disabled �Ptarget-module@77000ti,sysc �disabled �ptarget-module@79000ti,sysc �disabled ��target-module@7b000ti,sysc �disabled ��target-module@7d000ti,sysc �disabled ��target-module@81000ti,sysc �disabled �target-module@83000ti,sysc �disabled �0target-module@85000ti,sysc �disabled �Ptarget-module@87000ti,sysc �disabled �psegment@200000simple-pm-bus���!��!�  � �� �� �� �� �� �!! ! 0!0@!@P!P�"��"��!��!��!��!�""@"@P"P`"`p"p�"��"��"��"�## # 0#0@#@P#P`#`p#p�!��!�target-module@0ti,sysc �disabled �target-module@a000ti,sysc �disabled ��target-module@c000ti,sysc �disabled ��target-module@e000ti,sysc �disabled ��target-module@10000ti,sysc �disabled �target-module@12000ti,sysc �disabled � target-module@14000ti,sysc �disabled �@target-module@18000ti,sysc �disabled ��target-module@1a000ti,sysc �disabled ��target-module@1c000ti,sysc �disabled ��target-module@1e000ti,sysc �disabled ��target-module@20000ti,sysc �disabled �target-module@24000ti,sysc �disabled �@target-module@26000ti,sysc �disabled �`target-module@2a000ti,sysc �disabled ��target-module@2c000ti,sysc �disabled ��target-module@2e000ti,sysc �disabled ��target-module@30000ti,sysc �disabled �target-module@32000ti,sysc �disabled � target-module@34000ti,sysc �disabled �@target-module@36000ti,sysc �disabled �`interconnect@4ae00000ti,dra7-l4-wkupsimple-pm-bus�j [kbfck/J�J�J� aplaia00�J�J�J�J�segment@0simple-pm-busl�`` ��@@PP����target-module@4000ti,sysc-omap2ti,sysc/@@ revsysc [k0bfck �@counter@0ti,omap-counter32k/@target-module@6000ti,sysc-omap4ti,sysc/`rev �` prm@0ti,dra7-prmsimple-bus/0 � �0clocksclock-sys-clkin1@110b ti,mux-clock osys_clkin1[lmnopqr/q3clock-abe-dpll-sys-clk-mux@118b ti,mux-clockoabe_dpll_sys_clk_mux[s/3tclock-abe-dpll-bypass-clk-mux@114b ti,mux-clockoabe_dpll_bypass_clk_mux[tU/3clock-abe-dpll-clk-mux@10cb ti,mux-clockoabe_dpll_clk_mux[tU/ 3clock-abe-24m@11cbti,divider-clock oabe_24m_fclk[/�3]clock-aess@178bti,divider-clock oaess_fclk[u/xT3vclock-abe-giclk-div@174bti,divider-clockoabe_giclk_div[v/tTclock-abe-lp-clk-div@1d8bti,divider-clockoabe_lp_clk_div[/�� 3�clock-abe-sys-clk-div@120bti,divider-clockoabe_sys_clk_div[/ Tclock-adc-gfclk-mux@1dcb ti,mux-clockoadc_gfclk_mux [sU/�clock-sys-clk1-dclk-div@1c8bti,divider-clockosys_clk1_dclk_div[T@/��3clock-sys-clk2-dclk-div@1ccbti,divider-clockosys_clk2_dclk_div[sT@/��3�clock-per-abe-x1-dclk-div@1bcbti,divider-clockoper_abe_x1_dclk_div[wT@/��3�clock-dsp-gclk-div@18cbti,divider-clock odsp_gclk_div[&T@/��3�clock-gpu-dclk@1a0bti,divider-clock ogpu_dclk[-T@/��3�clock-emif-phy-dclk-div@190bti,divider-clockoemif_phy_dclk_div[xT@/��3�clock-gmac-250m-dclk-div@19cbti,divider-clockogmac_250m_dclk_div[yT@/��3zclock-gmac-mainbfixed-factor-clockogmac_main_clk[z?J3�clock-l3init-480m-dclk-div@1acbti,divider-clockol3init_480m_dclk_div[RT@/��3�clock-usb-otg-dclk-div@184bti,divider-clockousb_otg_dclk_div[{T@/��3�clock-sata-dclk-div@1c0bti,divider-clockosata_dclk_div[T@/��3�clock-pcie2-dclk-div@1b8bti,divider-clockopcie2_dclk_div[|T@/��3�clock-pcie-dclk-div@1b4bti,divider-clockopcie_dclk_div[}T@/��3�clock-emu-dclk-div@194bti,divider-clock oemu_dclk_div[T@/��3�clock-secure-32k-dclk-div@1c4bti,divider-clockosecure_32k_dclk_div[~T@/��3�clock-clkoutmux0-clk-mux@158b ti,mux-clockoclkoutmux0_clk_muxX[��������z������������/Xclock-clkoutmux1-clk-mux@15cb ti,mux-clockoclkoutmux1_clk_muxX[��������z������������/\clock-clkoutmux2-clk-mux@160b ti,mux-clockoclkoutmux2_clk_muxX[��������z������������/`3Sclock-custefuse-sys-gfclk-divbfixed-factor-clockocustefuse_sys_gfclk_div[?Jclock-eve@180b ti,mux-clockoeve_clk[9</�clock-hdmi-dpll-clk-mux@164b ti,mux-clockohdmi_dpll_clk_mux[s/dclock-mlb@134bti,divider-clockomlb_clk[�T@/4�clock-mlbp@130bti,divider-clock omlbp_clk[�T@/0�clock-per-abe-x1-gfclk2-div@138bti,divider-clockoper_abe_x1_gfclk2_div[wT@/8�clock-timer-sys-clk-div@144bti,divider-clockotimer_sys_clk_div[/DT3�clock-video1-dpll-clk-mux@168b ti,mux-clockovideo1_dpll_clk_mux[s/hclock-video2-dpll-clk-mux@16cb ti,mux-clockovideo2_dpll_clk_mux[s/lclock-wkupaon-iclk-mux@108b ti,mux-clockowkupaon_iclk_mux[�/3Zclockdomainsclock@1800 ti,omap4-cm owkupaon_cm/ �clock@20 ti,clkctrlowkupaon_clkctrl/ lb3kprm@300"ti,dra7-prm-instti,omap-prm-inst/�3�prm@400"ti,dra7-prm-instti,omap-prm-inst/��3�prm@500"ti,dra7-prm-instti,omap-prm-inst/��3�prm@628"ti,dra7-prm-instti,omap-prm-inst/(��3 prm@700"ti,dra7-prm-instti,omap-prm-inst/��3prm@f00"ti,dra7-prm-instti,omap-prm-inst/��3�prm@1000"ti,dra7-prm-instti,omap-prm-inst/�prm@1100"ti,dra7-prm-instti,omap-prm-inst/�prm@1200"ti,dra7-prm-instti,omap-prm-inst/�prm@1300"ti,dra7-prm-instti,omap-prm-inst/��3hprm@1400"ti,dra7-prm-instti,omap-prm-inst/�3�prm@1600"ti,dra7-prm-instti,omap-prm-inst/�prm@1724"ti,dra7-prm-instti,omap-prm-inst/$�3jprm@1b00"ti,dra7-prm-instti,omap-prm-inst/@��prm@1b40"ti,dra7-prm-instti,omap-prm-inst/@@�prm@1b80"ti,dra7-prm-instti,omap-prm-inst/�@�prm@1bc0"ti,dra7-prm-instti,omap-prm-inst/�@�prm@1c00"ti,dra7-prm-instti,omap-prm-inst/`�prm@1c60"ti,dra7-prm-instti,omap-prm-inst/` �prm@1c80"ti,dra7-prm-instti,omap-prm-inst/���3�target-module@c000ti,sysc-omap4ti,sysc/�rev ��scm_conf@0syscon/3segment@10000simple-pm-bus`�@@PP��������target-module@0ti,sysc-omap2ti,sysc/revsyscsyss�&[kk bfckdbclk �gpio@0ti,omap4-gpio/ �� target-module@4000ti,sysc-omap2ti,sysc/@@@revsyscsyss�"& [kbfck �@wdt@0 ti,omap3-wdt/� �Ktarget-module@8000ti,sysc-omap4-timerti,sysc/�� revsysc� [k bfck ��'timer@0ti,omap5430-timer/� [k bfck � 2 �k �Utarget-module@c000ti,sysc �disabled ��segment@20000simple-pm-bus��``��  00pp��������������target-module@0ti,sysc-omap4-timerti,sysc/ revsysc� [k(bfck �timer@0ti,omap5430-timer/� �Z2Atarget-module@2000ti,sysc �disabled � target-module@6000ti,sysc �disabledH�`p �(�*�0�target-module@b000ti,sysc-omap2ti,sysc/�P�T�Xrevsyscsyss�& [k`bfck ��serial@0ti,dra742-uart/ ��/�l �disabledtarget-module@f000ti,sysc �disabled ��segment@30000simple-pm-bus���� ��  00@@PP``pp������target-module@1000ti,sysc �disabled �target-module@3000ti,sysc �disabled �0target-module@5000ti,sysc �disabled �Ptarget-module@7000ti,sysc �disabled �ptarget-module@9000ti,sysc �disabled ��target-module@c000ti,sysc-omap4ti,sysc/� rev [khbfck �� can@0ti,dra7-d_can/  QX �� [kh�okay`defaultsleepactiven�x���interconnect@48000000ti,dra7-l4-per1simple-pm-bus�� [��bfck0/HHHHHHaplaia0ia1ia2ia3�H H segment@0simple-pm-bus��  00@@PP``pp����PP``pp��������������������������  0000@@  0 0����``pp����   � � � � � � � � � � � �����  @ @ ` ` � �@ � � � � � �``pp @ @ P P � � � � � � � �    P P ` `  0 0 P P��������target-module@20000ti,sysc-omap2ti,sysc/PTXrevsyscsyss�& [�(bfck �serial@0ti,dra742-uart/ �E/�l �disabled��5�6�txrxtarget-module@32000ti,sysc-omap4-timerti,sysc/   revsysc� [�bfck � timer@0ti,omap5430-timer/�[��bfcktimer_sys_ck �!target-module@34000ti,sysc-omap4-timerti,sysc/@@ revsysc� [�bfck �@timer@0ti,omap5430-timer/�[��bfcktimer_sys_ck �"3�target-module@36000ti,sysc-omap4-timerti,sysc/`` revsysc� [� bfck �`timer@0ti,omap5430-timer/�[� �bfcktimer_sys_ck �#3�target-module@3e000ti,sysc-omap4-timerti,sysc/�� revsysc� [�(bfck ��timer@0ti,omap5430-timer/�[�(�bfcktimer_sys_ck �(3�target-module@51000ti,sysc-omap2ti,sysc/revsyscsyss�&[���� bfckdbclk �gpio@0ti,omap4-gpio/ �� 3target-module@53000ti,sysc-omap2ti,sysc/001revsyscsyss�&[���� bfckdbclk �0gpio@0ti,omap4-gpio/ �t� target-module@55000ti,sysc-omap2ti,sysc/PPQrevsyscsyss�&[�8�8 bfckdbclk �Pgpio@0ti,omap4-gpio/ �� target-module@57000ti,sysc-omap2ti,sysc/ppqrevsyscsyss�&[�@�@ bfckdbclk �pgpio@0ti,omap4-gpio/ �� target-module@59000ti,sysc-omap2ti,sysc/���revsyscsyss�&[�H�H bfckdbclk ��gpio@0ti,omap4-gpio/ �� target-module@5b000ti,sysc-omap2ti,sysc/���revsyscsyss�&[�P�P bfckdbclk ��gpio@0ti,omap4-gpio/ �� 3�target-module@5d000ti,sysc-omap2ti,sysc/���revsyscsyss�&[�X�X bfckdbclk ��gpio@0ti,omap4-gpio/ �� 3�target-module@60000ti,sysc-omap2ti,sysc/�revsyscsyss�& [��bfck �i2c@0 ti,omap4-i2c/ �8 �disabledtarget-module@66000ti,sysc-omap2ti,sysc/`P`T`Xrevsyscsyss�& [�Hbfck �`serial@0ti,dra742-uart/ �d/�l �disabled��?�@�txrxtarget-module@68000ti,sysc-omap2ti,sysc/�P�T�Xrevsyscsyss�& [�0bfck ��serial@0ti,dra742-uart/ �e/�l �disabled��O�P�txrxtarget-module@6a000ti,sysc-omap2ti,sysc/�P�T�Xrevsyscsyss�& [�bfck ��serial@0ti,dra742-uart/�C��/�l�okay��1�2�txrxtarget-module@6c000ti,sysc-omap2ti,sysc/�P�T�Xrevsyscsyss�& [� bfck ��serial@0ti,dra742-uart/ �D/�l �disabled��3�4�txrxtarget-module@6e000ti,sysc-omap2ti,sysc/�P�T�Xrevsyscsyss�& [�0bfck ��serial@0ti,dra742-uart/ �A/�l �disabled��7�8�txrxtarget-module@70000ti,sysc-omap2ti,sysc/�revsyscsyss�& [�xbfck �i2c@0 ti,omap4-i2c/ �3�okay/�gpio@20 nxp,pcf8575/ � gpio@21 nxp,pcf8575/!�� &�� 3�tlv320aic3106@19�ti,tlv320aic3106/�(��okay�������3 tps65917@58/X � ti,tps65917 3�tps65917_pmicti,tps65917-pmic,�<�L�\�l�|���������regulatorssmps1smps1' �P?���3smps2smps2' �P?�0��smps3smps3' �P?���smps4smps4'w@?w@��3 smps5smps5'�p?�p��ldo1ldo1'w@?2Z����3�ldo2ldo2'w@?w@�ldo3ldo3'w@?w@��3�ldo5ldo5'w@?w@��3�ldo4ldo4'2Z�?2Z��3atps65917_power_buttonti,palmas-pwrbutton&��target-module@72000ti,sysc-omap2ti,sysc/   �revsyscsyss�& [��bfck � i2c@0 ti,omap4-i2c/ �4 �disabledtarget-module@78000ti,sysc-omap2ti,sysc/���revsyscsyss�& [�0bfck ��elm@0ti,am3352-elm/� ��okay3�target-module@7a000ti,sysc-omap2ti,sysc/����revsyscsyss�& [��bfck ��i2c@0 ti,omap4-i2c/ �9 �disabledtarget-module@7c000ti,sysc-omap2ti,sysc/����revsyscsyss�& [�(bfck ��i2c@0 ti,omap4-i2c/ �7�okay/�pcf8575@26 nxp,pcf8575/&��+3hdmi-audio-hog/8> Ivin6_sel_s0ov5640@3c ovti,ov5640/<[�bxclkportendpointS�co3�target-module@86000ti,sysc-omap4-timerti,sysc/`` revsysc� [�bfck �`timer@0ti,omap5430-timer/�[��bfcktimer_sys_ck �)3�target-module@88000ti,sysc-omap4-timerti,sysc/�� revsysc� [�bfck ��timer@0ti,omap5430-timer/�[��bfcktimer_sys_ck �*3�target-module@90000ti,sysc-omap2ti,sysc/ � � revsysc� [� bfck � rng@0 ti,omap4-rng/  �/[bfcktarget-module@98000ti,sysc-omap4ti,sysc/ � � revsysc� [��bfck � �spi@0ti,omap4-mcspi/ �<z@��#�$�%�&�'�(�)�* �tx0rx0tx1rx1tx2rx2tx3rx3 �disabledtarget-module@9a000ti,sysc-omap4ti,sysc/ � � revsysc� [��bfck � �spi@0ti,omap4-mcspi/ �=z ��+�,�-�.�tx0rx0tx1rx1 �disabledtarget-module@9c000ti,sysc-omap4ti,sysc/ � � revsysc�  [_bfck � �mmc@0ti,dra7-sdhci/ �N�okay��� q���*`defaulthssdr12sdr25sdr50ddr50sdr104n���� ����x�����������target-module@a2000ti,sysc �disabled � target-module@a4000ti,sysc �disabled� @ Ptarget-module@a5000ti,sysc-omap2ti,sysc/ P0 P4 P8revsyscsyss�& [�bfck � Pdes@0 ti,omap4-des/� �M��u�t�txrx[bfcktarget-module@a8000ti,sysc �disabled � �@target-module@ad000ti,sysc-omap4ti,sysc/ � � revsysc�  [��bfck � �mmc@0ti,dra7-sdhci/ �Y �disabled�А@target-module@b2000ti,sysc-omap2ti,sysc/   revsyscsyss�& [�`bfck � 1w@0 ti,omap3-1w/ �5target-module@b4000ti,sysc-omap4ti,sysc/ @ @ revsysc�  [_bfck � @mmc@0ti,dra7-sdhci/ �Q�okay� q�!��`defaulthsddr_1_8vhs200_1_8vn��0x��������target-module@b8000ti,sysc-omap4ti,sysc/ � � revsysc� [��bfck � �spi@0ti,omap4-mcspi/ �Vz����tx0rx0 �disabledtarget-module@ba000ti,sysc-omap4ti,sysc/ � � revsysc� [��bfck � �spi@0ti,omap4-mcspi/ �+z��F�G�tx0rx0 �disabledtarget-module@d1000ti,sysc-omap4ti,sysc/   revsysc�  [�bfck � mmc@0ti,dra7-sdhci/ �[�okay� q�@�����>Q0`defaulthssdr12sdr25n�x�����wifi@2 ti,wl1835/&��target-module@d5000ti,sysc �disabled � Psegment@200000simple-pm-bustarget-module@48210000ti,sysc-omap4-simpleti,sysc�� [�bfck �H!mpu ti,omap5-mpuinterconnect@48400000ti,dra7-l4-per2simple-pm-bus�� [\bfck(/H@H@H@H@H@aplaia0ia1ia2l�H@@E�E�@E�E�@FF@HC`HC`@HC�HC�@HD�HD�@HEHE@HE@HE@@segment@0simple-pm-busT�@@@������   @@ ``�� ���� ��``pp   ������������  00   ����@@ ``�� ��@@PP�� ������  00@@PP``pp������ ����������E�E�@E�E�@FF@HC`HC`@HC�HC�@HD�HD�@HEHE@HE@HE@@target-module@20000ti,sysc-omap2ti,sysc/PTXrevsyscsyss�& [\�bfck �serial@0ti,dra742-uart/ ��/�l �disabledtarget-module@22000ti,sysc-omap2ti,sysc/ P T Xrevsyscsyss�& [\�bfck � serial@0ti,dra742-uart/ ��/�l �disabledtarget-module@24000ti,sysc-omap2ti,sysc/@P@T@Xrevsyscsyss�& [\�bfck �@serial@0ti,dra742-uart/ ��/�l �disabledtarget-module@2c000ti,sysc �disabled ��target-module@36000ti,sysc �disabled �`target-module@3a000ti,sysc �disabled ��target-module@3c000ti,sysc-omap4ti,sysc/�rev [bfck ��atl@0 ti,dra7-atl/�g���� [bfck�okay�t��sw� �@��V"atl2z~target-module@3e000ti,sysc-omap4ti,sysc/�� revsysc�  [\�bfck ��epwmss@0 ti,dra746-pwmssti,am33xx-pwmss/0 �disabled �pwm@100ti,dra746-ecapti,am3352-ecap�/�[bfck �disabledpwm@200"ti,dra746-ehrpwmti,am3352-ehrpwm�/�[� btbclkfck �disabledtarget-module@40000ti,sysc-omap4ti,sysc/ revsysc�  [\�bfck �epwmss@0 ti,dra746-pwmssti,am33xx-pwmss/0 �disabled �pwm@100ti,dra746-ecapti,am3352-ecap�/�[bfck �disabledpwm@200"ti,dra746-ehrpwmti,am3352-ehrpwm�/�[� btbclkfck �disabledtarget-module@42000ti,sysc-omap4ti,sysc/   revsysc�  [\�bfck � epwmss@0 ti,dra746-pwmssti,am33xx-pwmss/0 �disabled �pwm@100ti,dra746-ecapti,am3352-ecap�/�[bfck �disabledpwm@200"ti,dra746-ehrpwmti,am3352-ehrpwm�/�[� btbclkfck �disabledtarget-module@46000ti,sysc �disabled �`target-module@48000ti,sysc �disabled ��target-module@4a000ti,sysc �disabled ��target-module@4c000ti,sysc �disabled ��target-module@50000ti,sysc �disabled �target-module@54000ti,sysc �disabled �@target-module@58000ti,sysc �disabled �� target-module@5b000ti,sysc �disabled ��target-module@5d000ti,sysc �disabled ��target-module@60000ti,sysc-dra7-mcaspti,sysc/ revsysc $[���bfckahclkxahclkr� E�E�@mcasp@0ti,dra7-mcasp-audio/ E�mpudat�hg�txrx������txrx$[���bfckahclkxahclkr �disabledtarget-module@64000ti,sysc-dra7-mcaspti,sysc/@@ revsysc $[\T\T\Tbfckahclkxahclkr�@ E�E�@mcasp@0ti,dra7-mcasp-audio/ E�mpudat����txrx������txrx$[\T�\Tbfckahclkxahclkr �disabledtarget-module@68000ti,sysc-dra7-mcaspti,sysc/�� revsysc [\\\\ bfckahclkx�� FF@mcasp@0ti,dra7-mcasp-audio/ Fmpudat����txrx������txrx[\\\\ bfckahclkx�okay� �\\������ � 3 target-module@6c000ti,sysc-dra7-mcaspti,sysc/�� revsysc [\�\� bfckahclkx�� HC`HC`@mcasp@0ti,dra7-mcasp-audio/ HC`mpudat����txrx������txrx[\�\� bfckahclkx �disabledtarget-module@70000ti,sysc-dra7-mcaspti,sysc/ revsysc [\l\l bfckahclkx� HC�HC�@mcasp@0ti,dra7-mcasp-audio/ HC�mpudat����txrx������txrx[\l\l bfckahclkx �disabledtarget-module@74000ti,sysc-dra7-mcaspti,sysc/@@ revsysc [\�\� bfckahclkx�@ HD�HD�@mcasp@0ti,dra7-mcasp-audio/ HD�mpudat����txrx������txrx[\�\� bfckahclkx �disabledtarget-module@78000ti,sysc-dra7-mcaspti,sysc/�� revsysc [\�\� bfckahclkx�� HEHE@mcasp@0ti,dra7-mcasp-audio/ HEmpudat����txrx������txrx[\�\� bfckahclkx �disabledtarget-module@7c000ti,sysc-dra7-mcaspti,sysc/�� revsysc [\�\� bfckahclkx�� HE@HE@@mcasp@0ti,dra7-mcasp-audio/ HE@mpudat����txrx������txrx[\�\� bfckahclkx �disabledtarget-module@80000ti,sysc-omap4ti,sysc/ rev [\�bfck � can@0ti,dra7-d_can/  QX ��[ �disabledtarget-module@84000ti,sysc-omap4-simpleti,sysc/RRRrevsyscsyss� & [�bfck �@@'switch@0#ti,dra7-cpsw-switchti,cpsw-switch/@ �@[�bfck��okay0�NOPQ�rx_threshrxtxmisc ��ethernet-portsport@1/�port1������rgmii port@2/�port2��� �disabledmdio@1000ti,cpsw-mdioti,davinci_mdio[�bfck B@/ethernet-phy@3/3�cpts [�bcptstarget-module@5b000ti,sysc-omap4ti,sysc/�� revsysc  [�bfck ��cal@0 ti,dra72-cal/@ @"cal_topcal_rx_core0cal_rx_core1 �w �portsport@0/endpointS�co3�port@1/interconnect@48800000ti,dra7-l4-per3simple-pm-bus�� [�bfck(/H�H�H�H�H�aplaia0ia1ia2 �H� segment@0simple-pm-bus��  00@@PP``pp������������������������������������  00@@PP``pp����������������  00@@PP``pp��������@@PP����  00``pp @@PP ������������ 00target-module@2000ti,sysc-omap4ti,sysc/   revsysc�  [ �bfck � mailbox@0ti,omap4-mailbox/0�{|}~w��  �disabledtarget-module@4000ti,sysc �disabled �@target-module@a000ti,sysc �disabled ��target-module@10000ti,sysc �disabled �target-module@16000ti,sysc �disabled �`target-module@1c000ti,sysc �disabled ��target-module@1e000ti,sysc �disabled ��target-module@20000ti,sysc-omap4-timerti,sysc/ revsysc� [�bfck �timer@0ti,omap5430-timer/�[��bfcktimer_sys_ck �$3�target-module@22000ti,sysc-omap4-timerti,sysc/   revsysc� [�bfck � timer@0ti,omap5430-timer/�[��bfcktimer_sys_ck �%target-module@24000ti,sysc-omap4-timerti,sysc/@@ revsysc� [�bfck �@timer@0ti,omap5430-timer/�[��bfcktimer_sys_ck �&3�target-module@26000ti,sysc-omap4-timerti,sysc/`` revsysc� [� bfck �`timer@0ti,omap5430-timer/�[� �bfcktimer_sys_ck �'3�target-module@28000ti,sysc-omap4-timerti,sysc/�� revsysc� [��bfck ��timer@0ti,omap5430-timer/�[���bfcktimer_sys_ck �S /target-module@2a000ti,sysc-omap4-timerti,sysc/�� revsysc� [��bfck ��timer@0ti,omap5430-timer/�[���bfcktimer_sys_ck �T /target-module@2c000ti,sysc-omap4-timerti,sysc/�� revsysc� [��bfck ��'timer@0ti,omap5430-timer/�[���bfcktimer_sys_ck �U / �����target-module@2e000ti,sysc-omap4-timerti,sysc/�� revsysc� [�bfck ��'timer@0ti,omap5430-timer/�[��bfcktimer_sys_ck �V / ����target-module@38000ti,sysc-omap4-simpleti,sysc/�t�x revsysc [�$bfck ��rtc@0ti,am3352-rtc/���[Utarget-module@3a000ti,sysc-omap4ti,sysc/�� revsysc�  [ (bfck ��mailbox@0ti,omap4-mailbox/0�����w��  �disabledtarget-module@3c000ti,sysc-omap4ti,sysc/�� revsysc�  [ 0bfck ��mailbox@0ti,omap4-mailbox/0�����w��  �disabledtarget-module@3e000ti,sysc-omap4ti,sysc/�� revsysc�  [ 8bfck ��mailbox@0ti,omap4-mailbox/0�����w��  �disabledtarget-module@40000ti,sysc-omap4ti,sysc/ revsysc�  [ @bfck �mailbox@0ti,omap4-mailbox/0�����w�� �okay3�mbox-ipu1-ipc3x < G�okay3�mbox-dsp1-ipc3x < G�okay3�target-module@42000ti,sysc-omap4ti,sysc/   revsysc�  [ Hbfck � mailbox@0ti,omap4-mailbox/0����w�� �okay3�mbox-ipu2-ipc3x < G�okay3�target-module@44000ti,sysc-omap4ti,sysc/@@ revsysc�  [ Pbfck �@mailbox@0ti,omap4-mailbox/0�w��  �disabledtarget-module@46000ti,sysc-omap4ti,sysc/`` revsysc�  [ Xbfck �`mailbox@0ti,omap4-mailbox/0�w��  �disabledtarget-module@48000ti,sysc �disabled ��target-module@4a000ti,sysc �disabled ��target-module@4c000ti,sysc �disabled ��target-module@4e000ti,sysc �disabled ��target-module@50000ti,sysc �disabled �target-module@52000ti,sysc �disabled � target-module@54000ti,sysc �disabled �@target-module@56000ti,sysc �disabled �`target-module@58000ti,sysc �disabled ��target-module@5a000ti,sysc �disabled ��target-module@5c000ti,sysc �disabled ��target-module@5e000ti,sysc-omap4ti,sysc/�� revsysc�  [ `bfck ��mailbox@0ti,omap4-mailbox/0�    w��  �disabledtarget-module@60000ti,sysc-omap4ti,sysc/ revsysc�  [ hbfck �mailbox@0ti,omap4-mailbox/0� w��  �disabledtarget-module@62000ti,sysc-omap4ti,sysc/   revsysc�  [ pbfck � mailbox@0ti,omap4-mailbox/0�w��  �disabledtarget-module@64000ti,sysc-omap4ti,sysc/@@ revsysc�  [ xbfck �@mailbox@0ti,omap4-mailbox/0�w��  �disabledtarget-module@80000ti,sysc-omap4ti,sysc/ revsysc�  [_�bfck �omap_dwc3_1@0ti,dwc3/ �H R � \�usb@10000 snps,dwc3/p$�GGH�peripheralhostotg����usb2-phyusb3-phy csuper-speed qotg y � \�target-module@c0000ti,sysc-omap4ti,sysc/   revsysc�  [_ bfck � omap_dwc3_2@0ti,dwc3/ �W R � \�usb@10000 snps,dwc3/p$�IIW�peripheralhostotg�� �usb2-phy chigh-speed qhost y � � \�target-module@100000ti,sysc-omap4ti,sysc/ revsysc�  [_(bfck �omap_dwc3_3@0ti,dwc3/ �X R � �disabledusb@10000 snps,dwc3/p$�XXX�peripheralhostotg chigh-speed qotg y �target-module@170000ti,sysc-omap4ti,sysc/sysc    [�bfck � �disabledtarget-module@190000ti,sysc-omap4ti,sysc/sysc    [�bfck � �disabledtarget-module@1b0000ti,sysc-omap4ti,sysc/ revsysc    [�bfck � �disabledtarget-module@1d0010ti,sysc-omap4ti,sysc/sysc  �� [�bfck �vpe@0 ti,dra7-vpe / �W�vpe_topsccscvpdma �btarget-module@51000000ti,sysc-omap4ti,sysc�h �h �rstctrl$[ee e bfckphy-clkphy-clk-div�QQ0 �pcie@51000000/Q Q L  rc_dbicsti_confconfig���;pci0� 0� 0 0�� �� � ��� �pcie-phy0 d ` &���� 4��okayti,dra726-pcie-rcti,dra7-pcieinterrupt-controller 3�pcie_ep@51000000 /Q(Q LQ( &ep_dbicsti_confep_dbics2addr_space �� � O ^�� �pcie-phy0 4� d �disabled"ti,dra726-pcie-epti,dra7-pcie-eptarget-module@51800000ti,sysc-omap4ti,sysc$[ee e bfckphy-clkphy-clk-div�h �h �rstctrl�Q�Q�000� �disabledpcie@51800000/Q� Q� L0 rc_dbicsti_confconfig�cd;pci0�00�0000�� �� � ��� �pcie-phy0 ` &���� 4�ti,dra726-pcie-rcti,dra7-pcieinterrupt-controller 3�ocmcram@40300000 mmio-sram/@0 �@0sram-hs@0ti,secure-ram/ocmcram@40400000 �disabled mmio-sram/@@ �@@ocmcram@40500000 �disabled mmio-sram/@P �@Pbandgap@4a0021e00/J!� J#, J#�,J#�