� ��1:8-�(R-� V2P-CA5s%# arm,vexpress,v2p-ca5sarm,vexpress+<Kfixed-regulator-0 regulator-fixedW3V3f2Z�~2Z���clk24mhz fixed-clock��n6 �v2m:clk24mhz� refclk1mhz fixed-clock��B@�v2m:refclk1mhz�refclk32khz fixed-clock����v2m:refclk32khz�leds gpio-ledsled-1�v2m:green:user1 � �heartbeatled-2�v2m:green:user2 ��disk-activityled-3�v2m:green:user3 ��cpu0led-4�v2m:green:user4 ��cpu1led-5�v2m:green:user5 ��cpu2led-6�v2m:green:user6 ��cpu3led-7�v2m:green:user7 ��cpu4led-8�v2m:green:user8 ��cpu5bus@8000000 simple-bus<K?(            !!""##$$%%&&''(())** 6motherboard-bus@8000000� arm,vexpress,v2m-p1simple-bus<K`6 flash@0 arm,vexpress-flashcfi-flash=Apartitions arm,arm-firmware-suitepsram@100000000 arm,vexpress-psrammtd-ram =Aethernet@202000000 smsc,lan9118smsc,lan9115 =LWmii`m���usb@203000000 nxp,usb-isp1761 =L �peripheraliofpga-bus@300000000 simple-bus<K6 sysreg@10000 arm,vexpress-sysreg=<K 6�gpio@8 arm,vexpress-sysreg,sys_led=���gpio@48 arm,vexpress-sysreg,sys_mci=H���gpio@4c arm,vexpress-sysreg,sys_flash=L��sysctl@20000 arm,sp810arm,primecell= ��refclktimclkapb_pclk�0�timerclken0timerclken1timerclken2timerclken3 ���i2c@30000 arm,versatile-i2c=<Kpcie-switch@60 idt,89hpes32h8=`aaci@40000 arm,pl041arm,primecell=L � �apb_pclkmmc@50000 arm,pl180arm,primecell=L   #�1� �mclkapb_pclkkmi@60000 arm,pl050arm,primecell=L � �KMIREFCLKapb_pclkkmi@70000 arm,pl050arm,primecell=L � �KMIREFCLKapb_pclkserial@90000 arm,pl011arm,primecell= L� �uartclkapb_pclkserial@a0000 arm,pl011arm,primecell= L� �uartclkapb_pclkserial@b0000 arm,pl011arm,primecell= L� �uartclkapb_pclkserial@c0000 arm,pl011arm,primecell= L� �uartclkapb_pclkwatchdog@f0000 arm,sp805arm,primecell=L��wdog_clkapb_pclktimer@110000 arm,sp804arm,primecell=L��timclken1timclken2apb_pclktimer@120000 arm,sp804arm,primecell=L��timclken1timclken2apb_pclki2c@160000 arm,versatile-i2c=<Kdvi-transmitter@39 sil,sii9022-tpisil,sii9022=9ports<Kport@0=endpoint= �dvi-transmitter@60 sil,sii9022-cpisil,sii9022=`rtc@170000 arm,pl031arm,primecell=L� �apb_pclkcompact-flash@1a0000 arm,vexpress-cfata-generic=Mclcd@1f0000 arm,pl111arm,primecell= WcombinedL� �clcdclkapb_pclkg7��| portendpoint= �� mcc arm,vexpress,config-bus�oscclk0 arm,vexpress-osc��}x@��� �v2m:oscclk0oscclk1 arm,vexpress-osc��jep��@� �v2m:oscclk1� oscclk2 arm,vexpress-osc��n6n6� �v2m:oscclk2� volt-vio arm,vexpress-volt�WVIO��VIOtemp-mcc arm,vexpress-temp��MCCreset arm,vexpress-reset�muxfpga arm,vexpress-muxfpga�shutdown arm,vexpress-shutdown�reboot arm,vexpress-reboot� dvimode arm,vexpress-dvimode� chosenaliasesG�/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/serial@90000G�/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/serial@a0000G�/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/serial@b0000G�/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/serial@c0000E/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/i2c@160000D/bus@8000000/motherboard-bus@8000000/iofpga-bus@300000000/i2c@30000cpus<Kcpu@0 cpu arm,cortex-a5=cpu@1 cpu arm,cortex-a5=memory@80000000 memory=�@reserved-memory<K6vram@18000000 shared-dma-pool=�*� hdlcd@2a110000 arm,hdlcd=* LU��pxlclkmemory-controller@2a150000 arm,pl341arm,primecell=*� �apb_pclkmemory-controller@2a190000 arm,pl354arm,primecell=*LVW� �apb_pclkscu@2c000000 arm,cortex-a5-scu=,Xtimer@2c000600 arm,cortex-a5-twd-timer=,  L timer@2c0002006 arm,cortex-a5-global-timerarm,cortex-a9-global-timer=,  L �watchdog@2c000620 arm,cortex-a5-twd-wdt=,  Linterrupt-controller@2c001000$ arm,cortex-a5-gicarm,cortex-a9-gic<1=,,�cache-controller@2c0f0000 arm,pl310-cache=, LTF�pmu arm,cortex-a5-pmuLDEdcc arm,vexpress,config-bus�oscclk0 arm,vexpress-osc���������oscclk0�oscclk1 arm,vexpress-osc��LK@�����oscclk1�oscclk2 arm,vexpress-osc��Ĵ'��oscclk2oscclk3 arm,vexpress-osc��jep ճ@��oscclk3�oscclk4 arm,vexpress-osc��ĴĴ��oscclk4oscclk5 arm,vexpress-osc��}x@����oscclk5�temp-dcc arm,vexpress-temp��DCChsb@40000000 simple-bus<K 6@@`($%&' modelarm,hbiarm,vexpress,sitecompatibleinterrupt-parent#address-cells#size-cellsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onphandle#clock-cellsclock-frequencyclock-output-nameslabelgpioslinux,default-trigger#interrupt-cellsinterrupt-map-maskinterrupt-maprangesregbank-widthinterruptsphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullvdd33a-supplyvddvario-supplydr_modegpio-controller#gpio-cellsclocksclock-namesassigned-clocksassigned-clock-parentscd-gpioswp-gpiosmax-frequencyvmmc-supplyremote-endpointreg-shiftinterrupt-namesmax-memory-bandwidthmemory-regionarm,pl11x,tft-r0g0b0-padsarm,vexpress,config-bridgearm,vexpress-sysreg,funcfreq-rangeserial0serial1serial2serial3i2c0i2c1device_typenext-level-cacheno-mapinterrupt-controllercache-level