� ���V8�d( ��,�google,veyron-jaq-rev5google,veyron-jaq-rev4google,veyron-jaq-rev3google,veyron-jaq-rev2google,veyron-jaq-rev1google,veyron-jaqgoogle,veyronrockchip,rk3288& 7Google Jaqaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000�/serial@ff190000�/serial@ff690000�/serial@ff1b0000�/serial@ff1c0000�/spi@ff110000�/spi@ff120000�/spi@ff130000�/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0������cpus�rockchip,rk3066-smp�cpu@500�cpuarm,cortex-a12� -�@;Br\ hcpu@501�cpuarm,cortex-a12� -�@;Brhcpu@502�cpuarm,cortex-a12� -�@;Brhcpu@503�cpuarm,cortex-a12� -�@;Brhopp-table-0operating-points-v2phopp-126000000{���� ��opp-216000000{ ��� ��opp-408000000{Q�� ��opp-600000000{#�F� ��opp-696000000{)|�~�opp-816000000{0�,�B@opp-1008000000{<���opp-1200000000{G�����opp-1416000000{Tfr�O�opp-1512000000{ZJ��opp-1608000000{_�"�� opp-1704000000{e����popp-1800000000{kI��\�reserved-memory�dma-unusable@fe000000��oscillator fixed-clock�n6�xin24m�h timerarm,armv7-timer�0�   �n6�timer@ff810000rockchip,rk3288-timer���  �H ;a  pclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshc�р ;�Drvbiuciuciu-driveciu-sample" � �� @�-reset9okay@J\m�  �Z��������default mmc@ff0d0000rockchip,rk3288-dw-mshc�р ;�Eswbiuciuciu-driveciu-sample" �!�� @�-reset9okay@\$:E�default  ������btmrvl@2marvell,sd8897-bt�&�S �default mmc@ff0e0000rockchip,rk3288-dw-mshc�р ;�Ftxbiuciuciu-driveciu-sample" �"��@�-reset 9disabledmmc@ff0f0000rockchip,rk3288-dw-mshc�р ;�Guybiuciuciu-driveciu-sample" �#��@�-reset9okay@J���f:E�default   saradc@ff100000rockchip,saradc�� �$u;I[saradcapb_pclkW -saradc-apb 9disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi;ARspiclkapb_pclk�! ! �txrx �,�default "#$%��9okayec@0google,cros-ec-spi��& ��default &�-��i2c-tunnelgoogle,cros-ec-i2c-tunnel�sbs-battery@bsbs,sbs-battery� ��keyboard-controllergoogle,cros-ec-keyb #D=;<=>?@A B CD}0Y1 d"#(  \V |})  � + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi;BSspiclkapb_pclk�! !�txrx �-�default '()*�� 9disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi;CTspiclkapb_pclk�!!�txrx �.�default +,-.��9okayJ flash@0jedec,spi-nor�����i2c@ff140000rockchip,rk3288-i2c�� �>i2c;M�default /9okay��]2udtpm@20infineon,slb9645tt� �i2c@ff150000rockchip,rk3288-i2c�� �?i2c;O�default 0 9disabledi2c@ff160000rockchip,rk3288-i2c�� �@i2c;P�default 19okay��]2u,ts3a227e@3b ti,ts3a227e�;&2��default 3�h�trackpad@15elan,ekth3000�& ��default 4�5�i2c@ff170000rockchip,rk3288-i2c�� �Ai2c;Q�default 6 9disabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart�� �7��;MUbaudclkapb_pclk�!!�txrx�default  7899okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart�� �8��;NVbaudclkapb_pclk�!!�txrx�default :9okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart��i �9��;OWbaudclkapb_pclk�default ;9okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �:��;PXbaudclkapb_pclk�!!�txrx�default < 9disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �;��;QYbaudclkapb_pclk�! ! �txrx�default = 9disableddma-controller@ff250000arm,pl330arm,primecell��%@���;� apb_pclkh!thermal-zonesreserve-thermal�2�@>cpu-thermald2�@>tripscpu_alert0Pp\��passiveh?cpu_alert1P$�\��passiveh@cpu_critP��\� �criticalcooling-mapsmap0g?0l����������������map1g@0l��������������������������������gpu-thermald2�@>tripsgpu_alert0P4\��passivehAgpu_critP��\� �criticalcooling-mapsmap0gA lB��������tsadc@ff280000rockchip,rk3288-tsadc��( �%;HZtsadcapb_pclk� -tsadc-apb�initdefaultsleep C{D�C��E��H9okay��h>ethernet@ff290000rockchip,rk3288-gmac��)��macirqeth_wake_irq�E8;�fgc��]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB -stmmaceth 9disabledusb@ff500000 generic-ehci��P �;� Fusb9okayusb@ff520000 generic-ohci��R �);� Fusb 9disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��T �;�otg0host G usb2-phy89okayOusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��X �;�otg0hostfx���@@  H usb2-phy9okay�z�HOusb@ff5c0000 generic-ehci��\ �;� 9disableddma-controller@ff600000arm,pl330arm,primecell��`@���;� apb_pclk 9disabledi2c@ff650000rockchip,rk3288-i2c��e �<i2c;L�default I9okay��]2udpmic@1brockchip,rk808��xin32kwifibt_32kin&2��default  JKL������M&2?5LYMeMr h�regulatorsDCDC_REG1|vdd_arm��� q�� �qh regulator-state-mem�DCDC_REG2|vdd_gpu��� 5���qh�regulator-state-mem�DCDC_REG3 |vcc135_ddr��regulator-state-memDCDC_REG4|vcc_18���w@�w@hregulator-state-mem'w@LDO_REG1 |vcc33_io���2Z��2Z�h5regulator-state-mem'2Z�LDO_REG3|vdd_10���B@�B@regulator-state-mem'B@LDO_REG7|vdd10_lcd_pwren_h���&%��&%�regulator-state-mem�SWITCH_REG1 |vcc33_lcd��hcregulator-state-mem�LDO_REG6 |vcc18_codec���w@�w@hdregulator-state-mem�LDO_REG4 |vccio_sd�w@�2Z�hregulator-state-mem�LDO_REG5 |vcc33_sd�2Z��2Z�hregulator-state-mem�LDO_REG8 |vcc33_ccd���2Z��2Z�regulator-state-mem�LDO_REG2|mic_vcc���w@�w@regulator-state-mem�i2c@ff660000rockchip,rk3288-i2c��f �=i2c;N�default N9okay���]2u max98090@10maxim,max98090�&O�mclk;q�default Ph�pwm@ff680000rockchip,rk3288-pwm��hC�default Q;_9okayh�pwm@ff680010rockchip,rk3288-pwm��hC�default R;_9okayh�pwm@ff680020rockchip,rk3288-pwm��h C�default S;_ 9disabledpwm@ff680030rockchip,rk3288-pwm��h0C�default T;_ 9disabledsram@ff700000 mmio-sram��p���p�smp-sram@0rockchip,rk3066-smp-sram�sram@ff720000#rockchip,rk3288-pmu-srammmio-sram��rpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd��shpower-controller!rockchip,rk3288-power-controllerN�h� hhpower-domain@9� �;��������������chgfdehilkj$bUVWXYZ[\]Npower-domain@11� ;�opb^_Npower-domain@12� ;��b`Npower-domain@13� ;�babNreboot-modesyscon-reboot-modei�pRB�|RB��RB� �RB�syscon@ff740000rockchip,rk3288-sgrfsyscon��tclock-controller@ff760000rockchip,rk3288-cru��v; xin24m�E��H���j��k$�#g��ׄ�e��рxh���рxh�hsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd��whEedp-phyrockchip,rk3288-dp-phy;h24m�9okayhxio-domains"rockchip,rk3288-io-voltage-domain9okay�5���5 5 c  ,d 9usbphyrockchip,rk3288-usb-phy9okayusb-phy@320�� ;]phyclk�� -phy-resethHusb-phy@334��4;^phyclk�� -phy-resethFusb-phy@348��H;_phyclk�� -phy-resethGwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt���;p �O9okaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif��� G;T� mclkhclk�e�tx �6�default f�E 9disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s��� G �5;R�i2s_clki2s_hclk�ee�txrx�default g X s9okayh�crypto@ff8a0000rockchip,rk3288-crypto���@ �0 ;��}�aclkhclksclkapb_pclk� -crypto-rstiommu@ff900800rockchip,iommu���@ �;�� aclkiface � 9disablediommu@ff914000rockchip,iommu ���@��P �;�� aclkiface � � 9disabledrga@ff920000rockchip,rk3288-rga���� �;��jaclkhclksclk �h ilm -coreaxiahbvop@ff930000rockchip,rk3288-vop ������ �;���aclk_vopdclk_vophclk_vop �h def -axiahbdclk �i9okayporth endpoint@0� �jhendpoint@1� �khzendpoint@2� �lhsendpoint@3� �mhviommu@ff930300rockchip,iommu��� �;�� aclkiface �h  �9okayhivop@ff940000rockchip,rk3288-vop ������ �;���aclk_vopdclk_vophclk_vop �h ��� -axiahbdclk �n9okayporth endpoint@0� �oh�endpoint@1� �ph{endpoint@2� �qhtendpoint@3� �rhwiommu@ff940300rockchip,iommu��� �;�� aclkiface �h  �9okayhnmipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi���@ �;~d refpclk �h �E 9disabledportsportendpoint@0� �shlendpoint@1� �thqlvds@ff96c000rockchip,rk3288-lvds����@;g pclk_lvds�lcdc u �h �E 9disabledportsport@0�endpoint@0� �vhmendpoint@1� �whrdp@ff970000rockchip,rk3288-dp���@ �b;icdppclk xdpo-dp�E9okay�default yportsport@0�endpoint@0� �zhkendpoint@1� �{hpport@1�endpoint@0� �|h�hdmi@ff980000rockchip,rk3288-dw-hdmi���� G�E �g;hmniahbisfrcec �h 9okay�defaultunwedge }{~h�portsportendpoint@0� �hjendpoint@1� ��hovideo-codec@ff9a0000rockchip,rk3288-vpu����   �vepuvdpu;�� aclkhclk �� �h iommu@ff9a0800rockchip,iommu��� � ;�� aclkiface � �h h�iommu@ff9c0440rockchip,iommu ���@@���@ �o;�� aclkiface � 9disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760���$� �jobmmugpu;� � �h 9okay ��hBopp-table-1operating-points-v2h�opp-100000000{���~�opp-200000000{ ���~�opp-300000000{��B@opp-400000000{ׄ���opp-600000000{#�F��qos@ffaa0000rockchip,rk3288-qossyscon��� haqos@ffaa0080rockchip,rk3288-qossyscon���� hbqos@ffad0000rockchip,rk3288-qossyscon��� hVqos@ffad0100rockchip,rk3288-qossyscon��� hWqos@ffad0180rockchip,rk3288-qossyscon���� hXqos@ffad0400rockchip,rk3288-qossyscon��� hYqos@ffad0480rockchip,rk3288-qossyscon���� hZqos@ffad0500rockchip,rk3288-qossyscon��� hUqos@ffad0800rockchip,rk3288-qossyscon��� h[qos@ffad0880rockchip,rk3288-qossyscon���� h\qos@ffad0900rockchip,rk3288-qossyscon��� h]qos@ffae0000rockchip,rk3288-qossyscon��� h`qos@ffaf0000rockchip,rk3288-qossyscon��� h^qos@ffaf0080rockchip,rk3288-qossyscon���� h_dma-controller@ffb20000arm,pl330arm,primecell���@���;� apb_pclkheefuse@ffb40000rockchip,rk3288-efuse��� ;q pclk_efusecpu-id@7�cpu_leakage@17�interrupt-controller@ffc01000 arm,gic-400 � �@����� ��@ ��`  � hpinctrlrockchip,rk3288-pinctrl�E���defaultsleep �����{�����gpio@ff750000rockchip,gpio-bank��u �Q;@   � �� (PMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFALUT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INTh2gpio@ff780000rockchip,gpio-bank��x �R;A   � �gpio@ff790000rockchip,gpio-bank��y �S;B   � �M (CONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_ENh�gpio@ff7a0000rockchip,gpio-bank��z �T;C   � �� (FLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bank��{ �U;D   � �� (UART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEhgpio@ff7c0000rockchip,gpio-bank��| �V;E   � �A (SPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_ENh�gpio@ff7d0000rockchip,gpio-bank��} �W;F   � �� (I2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HALS_INTINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMDhOgpio@ff7e0000rockchip,gpio-bank��~ �X;G   � �� (LCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVSOKSDMMC_WPEDP_HPDDVS1nFALUT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXDh gpio@ff7f0000rockchip,gpio-bank�� �Y;H   � �^ (RAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 8�hdmi-cec-c7 8�hdmi-ddc 8��h}hdmi-ddc-unwedge 8��h~vcc50-hdmi-en 8�h�pcfg-output-low Fh�pcfg-pull-up Qh�pcfg-pull-down ^h�pcfg-pull-none mh�pcfg-pull-none-12ma m z h�suspendglobal-pwroff 8�h�ddrio-pwroff 8�h�ddr0-retention 8�h�ddr1-retention 8�suspend-l-wake 8�h�suspend-l-sleep 8�h�edpedp-hpd 8 �hyi2c0i2c0-xfer 8��hIi2c1i2c1-xfer 8��h/i2c2i2c2-xfer 8 � �hNi2c3i2c3-xfer 8��h0i2c4i2c4-xfer 8��h1i2c5i2c5-xfer 8��h6i2s0i2s0-bus` 8������hglcdclcdc-ctl@ 8����husdmmcsdmmc-clk 8�hsdmmc-cmd 8�hsdmmc-cd 8�sdmmc-bus1 8�sdmmc-bus4@ 8����hsdmmc-cd-disabled 8�hsdmmc-cd-pin 8�hsdio0sdio0-bus1 8�sdio0-bus4@ 8����hsdio0-cmd 8�hsdio0-clk 8�hsdio0-cd 8�sdio0-wp 8�sdio0-pwr 8�sdio0-bkpwr 8�sdio0-int 8�wifienable-h 8�h�bt-enable-l 8�bt-host-wake 8�bt-host-wake-l 8�hbt-dev-wake-sleep 8�h�bt-dev-wake-awake 8�h�bt-dev-wake 8�sdio1sdio1-bus1 8�sdio1-bus4@ 8����sdio1-cd 8�sdio1-wp 8�sdio1-bkpwr 8�sdio1-int 8�sdio1-cmd 8�sdio1-clk 8�sdio1-pwr 8 �emmcemmc-clk 8�hemmc-cmd 8�hemmc-pwr 8 �emmc-bus1 8�emmc-bus4@ 8����emmc-bus8� 8��������h emmc-reset 8 �h�spi0spi0-clk 8 �h"spi0-cs0 8 �h%spi0-tx 8�h#spi0-rx 8�h$spi0-cs1 8�spi1spi1-clk 8 �h'spi1-cs0 8 �h*spi1-rx 8�h)spi1-tx 8�h(spi2spi2-cs1 8�spi2-clk 8�h+spi2-cs0 8�h.spi2-rx 8�h-spi2-tx 8 �h,uart0uart0-xfer 8��h7uart0-cts 8�h8uart0-rts 8�h9uart1uart1-xfer 8� �h:uart1-cts 8 �uart1-rts 8 �uart2uart2-xfer 8��h;uart3uart3-xfer 8��h<uart3-cts 8 �uart3-rts 8 �uart4uart4-xfer 8��h=uart4-cts 8 �uart4-rts 8 �tsadcotp-pin 8 �hCotp-out 8 �hDpwm0pwm0-pin 8�hQpwm1pwm1-pin 8�hRpwm2pwm2-pin 8�hSpwm3pwm3-pin 8�hTgmacrgmii-pins� 8����������� ����rmii-pins� 8����������spdifspdif-tx 8 �hfpcfg-pull-none-drv-8ma m zh�pcfg-pull-up-drv-8ma Q zpcfg-output-high �h�buttonspwr-key-l 8�h�ap-lid-int-l 8�h�pmicpmic-int-l 8�hJdvs-1 8 �hKdvs-2 8�hLrebootap-warm-reset-h 8 �h�recovery-switchrec-mode-l 8 �tpmtpm-int-h 8�write-protectfw-wp-ap 8�codechp-det 8�h�int-codec 8�hPmic-det 8 �h�headsetts3a227e-int-l 8�h3backlightbl_pwr_en 8 �h�bl-en 8�h�lcdlcd-en 8�h�avdd-1v8-disp-en 8 �h�chargerac-present-ap 8�h�cros-ecec-int 8�h&trackpadtrackpad-int 8�h4usb-hosthost1-pwr-en 8 �h�usbotg-pwren-h 8 �h�buck-5vdrv-5v 8�h�chosen �serial2:115200n8memory�memory��power-button gpio-keys�default �key-power �Power �2 �t �d�gpio-restart gpio-restart �2 �default � ��emmc-pwrseqmmc-pwrseq-emmc ��default �� hsdio-pwrseqmmc-pwrseq-simple;� ext_clock�default � �hvcc-5vregulator-fixed|vcc_5v���LK@�LK@ �� � � �default �hMvcc33-sysregulator-fixed |vcc33_sys���2Z��2Z� ��hvcc50-hdmiregulator-fixed |vcc50_hdmi�� �M � ���default �vdd-logicpwm-regulator |vdd_logic ���  { ����~���p��sound!rockchip,rockchip-audio-max98090�default �� 3VEYRON-I2S B� Z� oO �O  �� ��backlight-regulatorregulator-fixed � �� �default �|backlight_regulator � �:�h�panel-regulatorregulator-fixed � � �default �|panel_regulator �h�vcc18-lcdregulator-fixed � �� �default � |vcc18_lcd�� �backlightpwm-backlight �� �� �  �default � ��B@ '  <  M�h�panelinnolux,n116bge9okay M� Z�panel-timing�l� dV l� y< � � � � �  �  �portsportendpoint ��h|gpio-charger gpio-charger �mains �2�default �lid-switch gpio-keys�default �switch-lid �Lid �2� � � �vccsysregulator-fixed|vccsys��h�vcc5-host1-regulatorregulator-fixed � �2 �default � |vcc5_host1��vcc5v-otg-regulatorregulator-fixed � �2 �default � |vcc5_host2�� #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemarvell,wakeup-pinmmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplydvs-gpiosregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenhsync-activevactivevfront-porchvback-porchvsync-lenvsync-activecharger-typelinux,input-type