� ���H4(v�Calxeda ECX-2000calxeda,ecx-2000 cpus cpu@0arm,cortex-a15,cpu8<Ccpucpu@1arm,cortex-a15,cpu8<Ccpucpu@2arm,cortex-a15,cpu8<Ccpucpu@3arm,cortex-a15,cpu8<Ccpumemory@0,memory8��memory@200000000,memory8socO����  simple-busVtimer%arm,cortex-a15-timerarm,armv7-timer0g   memory-controller@fff00000calxeda,ecx-2000-ddr-ctrl8�� g[interrupt-controller@fff11000arm,cortex-a15-gicr� g  8���� ��@ ��` �pmuarm,cortex-a9-pmu0gLKJIsata@ffe08000calxeda,hb-ahci8��� gS�(�$��sdhci@ffe0e000calxeda,hb-sdhci8��� gZ< �disabledipc@fff20000arm,pl320arm,primecell8�� g< Capb_pclkgpio@fff30000�arm,pl061arm,primecell�8�� g< Capb_pclk �disabledgpio@fff31000�arm,pl061arm,primecell�8�� g< Capb_pclk �disabledgpio@fff32000�arm,pl061arm,primecell�8��  g< Capb_pclk �disabledgpio@fff33000�arm,pl061arm,primecell�8��0 g< Capb_pclk �disabled�timer@fff34000arm,sp804arm,primecell8��@ g< Capb_pclkrtc@fff35000arm,pl031arm,primecell8��P g< Capb_pclkserial@fff36000arm,pl011arm,primecell8��` g<Cuartclkapb_pclksmic@fff3a000 ipmi-smic,ipmi8�� gsregs@fff3c000calxeda,hb-sregs8���clocks oscillator fixed-clock)���ddrpllcalxeda,hb-pll-clock<8a9pllcalxeda,hb-pll-clock<8�a9periphclkcalxeda,hb-a9periph-clock<8a9bclkcalxeda,hb-a9bus-clock<8emmcpllcalxeda,hb-pll-clock<8 � eclkcalxeda,hb-emmc-clock< 8�pclk fixed-clock)�р�dma@fff3d000arm,pl330arm,primecell8��� g\< Capb_pclkethernet@fff50000calxeda,hb-xgmac8��$gMNO�ethernet@fff51000calxeda,hb-xgmac8��$gPQR�combo-phy@fff58000calxeda,hb-combophy98���D�combo-phy@fff5d000calxeda,hb-combophy98���D�chosenKconsole=ttyAMA0psci arm,psciTsmc[�g�o� modelcompatible#address-cells#size-cellsdevice_typeregclocksclock-namesrangesinterrupt-parentinterrupts#interrupt-cellsinterrupt-controllerphandledma-coherentcalxeda,port-physcalxeda,sgpio-gpiocalxeda,led-orderstatus#gpio-cellsgpio-controllerreg-sizereg-spacing#clock-cellsclock-frequency#phy-cellsphydevbootargsmethodcpu_suspendcpu_offcpu_on