� ���p8�( `��google,veyron-tiger-rev8google,veyron-tiger-rev7google,veyron-tiger-rev6google,veyron-tiger-rev5google,veyron-tiger-rev4google,veyron-tiger-rev3google,veyron-tiger-rev2google,veyron-tiger-rev1google,veyron-tiger-rev0google,veyron-tigergoogle,veyronrockchip,rk3288& 7Google Tigeraliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/mmc@ff0f0000k/mmc@ff0c0000q/mmc@ff0d0000w/mmc@ff0e0000}/serial@ff180000�/serial@ff190000�/serial@ff690000�/serial@ff1b0000�/serial@ff1c0000�/spi@ff110000�/spi@ff120000�/spi@ff130000arm-pmuarm,cortex-a12-pmu0������cpus�rockchip,rk3066-smp�cpu@500�cpuarm,cortex-a12��'�@5<rV bcpu@501�cpuarm,cortex-a12��'�@5<rbcpu@502�cpuarm,cortex-a12��'�@5<rbcpu@503�cpuarm,cortex-a12��'�@5<rbopp-table-0operating-points-v2jbopp-126000000u���| ��opp-216000000u ��| ��opp-408000000uQ�| ��opp-600000000u#�F| ��opp-696000000u)||~�opp-816000000u0�,|B@opp-1008000000u<�|�opp-1200000000uG��|��opp-1416000000uTfr|O�opp-1512000000uZJ|�opp-1608000000u_�"|� opp-1704000000ue��|�popp-1800000000ukI�|\�reserved-memory�dma-unusable@fe000000��oscillator fixed-clock�n6�xin24m�b timerarm,armv7-timer�0�   �n6�timer@ff810000rockchip,rk3288-timer���  �H 5a  �pclktimerdisplay-subsystemrockchip,display-subsystem mmc@ff0c0000rockchip,rk3288-dw-mshc�р 5�Drv�biuciuciu-driveciu-sample � �� @��'reset 3disabledmmc@ff0d0000rockchip,rk3288-dw-mshc�р 5�Esw�biuciuciu-driveciu-sample �!�� @��'reset3okay:DUbx ��default �������btmrvl@2marvell,sd8897-bt�&�� �default�mmc@ff0e0000rockchip,rk3288-dw-mshc�р 5�Ftx�biuciuciu-driveciu-sample �"��@��'reset 3disabledmmc@ff0f0000rockchip,rk3288-dw-mshc�р 5�Guy�biuciuciu-driveciu-sample �#��@��'reset3okay: �:Ex��default �saradc@ff100000rockchip,saradc�� �$T5I[�saradcapb_pclk�W 'saradc-apb 3disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi5AR�spiclkapb_pclkf  ktxrx �,�default��� 3disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi5BS�spiclkapb_pclkf ktxrx �-�default� !�� 3disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi5CT�spiclkapb_pclkfktxrx �.�default�"#$%��3okayu flash@0jedec,spi-nor�����i2c@ff140000rockchip,rk3288-i2c�� �>�i2c5M�default�&3okay���2�dtpm@20infineon,slb9645tt� �i2c@ff150000rockchip,rk3288-i2c�� �?�i2c5O�default�'3okay���2�,touchscreen@10elan,ekth3500�&(��default�)* �(�+�+i2c@ff160000rockchip,rk3288-i2c�� �@�i2c5P�default�,3okay���2�,ts3a227e@3b ti,ts3a227e�;&-��default�.b�i2c@ff170000rockchip,rk3288-i2c�� �A�i2c5Q�default�/ 3disabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart�� �7 *5MU�baudclkapb_pclkfktxrx�default �0123okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart�� �8 *5NV�baudclkapb_pclkfktxrx�default�33okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart��i �9 *5OW�baudclkapb_pclk�default�43okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �: *5PX�baudclkapb_pclkfktxrx�default�5 3disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart�� �; *5QY�baudclkapb_pclkf  ktxrx�default�6 3disableddma-controller@ff250000arm,pl330arm,primecell��%@�7B]5� �apb_pclkbthermal-zonesreserve-thermalt����7cpu-thermaltd���7tripscpu_alert0�p���passiveb8cpu_alert1�$����passiveb9cpu_crit����� �criticalcooling-mapsmap0�80�����������������map1�90���������������������������������gpu-thermaltd���7tripsgpu_alert0�4���passiveb:gpu_crit����� �criticalcooling-mapsmap0�: �;��������tsadc@ff280000rockchip,rk3288-tsadc��( �%5HZ�tsadcapb_pclk�� 'tsadc-apb�initdefaultsleep�<�=�<��> �H3okay!8b7ethernet@ff290000rockchip,rk3288-gmac��)�Smacirqeth_wake_irq�>85�fgc��]M�stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac�B 'stmmaceth3okayc�s?�input�@�rgmii�A�default�BCDE��0 �� �'u0mdio0snps,dwmac-mdioethernet-phy@1�b@usb@ff500000 generic-ehci��P �5�Fusb3okayusb@ff520000 generic-ohci��R �)5�Fusb 3disabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��T �5��otg(hostG usb2-phy03okayGusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2��X �5��otg(host^p��@@ H usb2-phy3okayczsHGusb@ff5c0000 generic-ehci��\ �5� 3disableddma-controller@ff600000arm,pl330arm,primecell��`@�7B]5� �apb_pclk 3disabledi2c@ff650000rockchip,rk3288-i2c��e �<�i2c5L�default�I3okay���2�dpmic@1brockchip,rk808��xin32kwifibt_32kin&-��default �JKL���������+*M M4Nb�regulatorsDCDC_REG1Avdd_armPdv q�� �qb regulator-state-mem�DCDC_REG2Avdd_gpuPdv 5���qb�regulator-state-mem�DCDC_REG3 Avcc135_ddrPdregulator-state-mem�DCDC_REG4Avcc_18Pdvw@�w@bregulator-state-mem��w@LDO_REG3Avdd_10PdvB@�B@regulator-state-mem��B@LDO_REG7 Avdd10_lcdPdvB@�B@regulator-state-mem�SWITCH_REG1 Avcc33_lcdPdbdregulator-state-mem�LDO_REG6 Avcc18_codecPdvw@�w@beregulator-state-mem�LDO_REG2Pdvw@�w@ Avdd18_lcdtregulator-state-mem�LDO_REG8Pdv2Z��2Z� Avcc33_ccdregulator-state-mem�SWITCH_REG2 Avcc33_lanbAi2c@ff660000rockchip,rk3288-i2c��f �=�i2c5N�default�O3okay����2� max98090@10maxim,max98090�&P��mclk5q�default�Qb�pwm@ff680000rockchip,rk3288-pwm��h�default�R5_3okayb�pwm@ff680010rockchip,rk3288-pwm��h�default�S5_3okayb�pwm@ff680020rockchip,rk3288-pwm��h �default�T5_ 3disabledpwm@ff680030rockchip,rk3288-pwm��h0�default�U5_ 3disabledsram@ff700000 mmio-sram��p���p�smp-sram@0rockchip,rk3066-smp-sram�sram@ff720000#rockchip,rk3288-pmu-srammmio-sram��rpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd��sbpower-controller!rockchip,rk3288-power-controllerchs bipower-domain@9� �5��������������chgfdehilkj$'VWXYZ[\]^power-domain@11� 5�op'_`power-domain@12� 5��'apower-domain@13� 5�'bcreboot-modesyscon-reboot-mode.�5RB�ARB�ORB� _RB�syscon@ff740000rockchip,rk3288-sgrfsyscon��tclock-controller@ff760000rockchip,rk3288-cru��v5 �xin24m�>�kHc��j��k$x#g��ׄ�e��рxh���рxh�bsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd��wb>edp-phyrockchip,rk3288-dp-phy5h�24m�3okaybyio-domains"rockchip,rk3288-io-voltage-domain3okay�+���+�+�d��eusbphyrockchip,rk3288-usb-phy3okayusb-phy@320�� 5]�phyclk��� 'phy-resetbHusb-phy@334��45^�phyclk��� 'phy-resetbFusb-phy@348��H5_�phyclk��� 'phy-resetbGwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt���5p �O3okaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif����5T� �mclkhclkffktx �6�default�g�> 3disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s���� �55R��i2s_clki2s_hclkfffktxrx�default�h  *3okayb�crypto@ff8a0000rockchip,rk3288-crypto���@ �0 5��}��aclkhclksclkapb_pclk�� 'crypto-rstiommu@ff900800rockchip,iommu���@ �5�� �aclkiface D 3disablediommu@ff914000rockchip,iommu ���@��P �5�� �aclkiface D Q 3disabledrga@ff920000rockchip,rk3288-rga���� �5��j�aclkhclksclk li �ilm 'coreaxiahbvop@ff930000rockchip,rk3288-vop ������ �5����aclk_vopdclk_vophclk_vop li �def 'axiahbdclk zj3okayportb endpoint@0� �kb�endpoint@1� �lb{endpoint@2� �mbtendpoint@3� �nbwiommu@ff930300rockchip,iommu��� �5�� �aclkiface li  D3okaybjvop@ff940000rockchip,rk3288-vop ������ �5����aclk_vopdclk_vophclk_vop li ���� 'axiahbdclk zo3okayportb endpoint@0� �pb�endpoint@1� �qb|endpoint@2� �rbuendpoint@3� �sbxiommu@ff940300rockchip,iommu��� �5�� �aclkiface li  D3okaybomipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi���@ �5~d �refpclk li �> 3disabledportsportendpoint@0� �tbmendpoint@1� �ubrlvds@ff96c000rockchip,rk3288-lvds����@5g �pclk_lvds�lcdc�v li �> 3disabledportsport@0�endpoint@0� �wbnendpoint@1� �xbsdp@ff970000rockchip,rk3288-dp���@ �b5ic�dppclkydp�o'dp�>3okay�default�zportsport@0�endpoint@0� �{blendpoint@1� �|bqport@1�endpoint@0� �}b�hdmi@ff980000rockchip,rk3288-dw-hdmi���*��> �g5hmn�iahbisfrcec li 3okay�defaultunwedge�~�b�portsportendpoint@0� ��bkendpoint@1� ��bpvideo-codec@ff9a0000rockchip,rk3288-vpu����   Svepuvdpu5�� �aclkhclk z� li iommu@ff9a0800rockchip,iommu��� � 5�� �aclkiface D li b�iommu@ff9c0440rockchip,iommu ���@@���@ �o5�� �aclkiface D 3disabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760���$� Sjobmmugpu5�� li 3okay ��b;opp-table-1operating-points-v2b�opp-100000000u��|~�opp-200000000u ��|~�opp-300000000u�|B@opp-400000000uׄ|��opp-600000000u#�F|�qos@ffaa0000rockchip,rk3288-qossyscon��� bbqos@ffaa0080rockchip,rk3288-qossyscon���� bcqos@ffad0000rockchip,rk3288-qossyscon��� bWqos@ffad0100rockchip,rk3288-qossyscon��� bXqos@ffad0180rockchip,rk3288-qossyscon���� bYqos@ffad0400rockchip,rk3288-qossyscon��� bZqos@ffad0480rockchip,rk3288-qossyscon���� b[qos@ffad0500rockchip,rk3288-qossyscon��� bVqos@ffad0800rockchip,rk3288-qossyscon��� b\qos@ffad0880rockchip,rk3288-qossyscon���� b]qos@ffad0900rockchip,rk3288-qossyscon��� b^qos@ffae0000rockchip,rk3288-qossyscon��� baqos@ffaf0000rockchip,rk3288-qossyscon��� b_qos@ffaf0080rockchip,rk3288-qossyscon���� b`dma-controller@ffb20000arm,pl330arm,primecell���@�7B]5� �apb_pclkbfefuse@ffb40000rockchip,rk3288-efuse��� 5q �pclk_efusecpu-id@7�cpu_leakage@17�interrupt-controller@ffc01000 arm,gic-400 � �@����� ��@ ��`  � bpinctrlrockchip,rk3288-pinctrl�>���defaultsleep����������������gpio@ff750000rockchip,gpio-bank��u �Q5@ � � � �� �PMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LHUB_USB1_nFALUTPHY_PMEBPHY_INTRECOVERY_SW_LOTP_OUTUSB_OTG_POWER_ENAP_WARM_RESET_HUSB_OTG_nFALUTI2C0_SDA_PMICI2C0_SCL_PMICDEVMODE_LUSB_INTb-gpio@ff780000rockchip,gpio-bank��x �R5A � � � �gpio@ff790000rockchip,gpio-bank��y �S5B � � � �i �CONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LBL_PWR_ENTOUCH_INTTOUCH_RSTI2C3_SCL_TPI2C3_SDA_TPb(gpio@ff7a0000rockchip,gpio-bank��z �T5C � � � �� �FLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7VCC5V_GOOD_HFLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOPHY_TXD2PHY_TXD3MAC_RXD2MAC_RXD3PHY_TXD0PHY_TXD1MAC_RXD0MAC_RXD1gpio@ff7b0000rockchip,gpio-bank��{ �U5D � � � �� �MAC_MDCMAC_RXDVMAC_RXERMAC_CLKPHY_TXENMAC_MDIOMAC_RXCLKPHY_RSTPHY_TXCLKUART0_RXDUART0_TXDUART0_CTS_LUART0_RTS_LSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEbgpio@ff7c0000rockchip,gpio-bank��| �V5E � � � �� �USB_OTG_CTL1HUB_USB2_CTL1HUB_USB2_PWR_ENHUB_USB_ILIM_SELUSB_OTG_STATUS_LHUB_USB1_CTL1HUB_USB1_PWR_ENVCC50_HDMI_ENb�gpio@ff7d0000rockchip,gpio-bank��} �W5F � � � �� �I2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETHUB_USB2_nFALUTUSB_OTG_ILIM_SELbPgpio@ff7e0000rockchip,gpio-bank��~ �X5G � � � �� �LCD_BL_PWMPWM_LOGBL_ENPWR_LED1TPM_INT_HSPK_ONAP_FLASH_WP_LCPU_NMIDVSOKEDP_HPDDVS1LCD_ENDVS2HDMI_CECI2C4_SDAI2C4_SCLI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXDbMgpio@ff7f0000rockchip,gpio-bank�� �Y5H � � � �^ �RAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 ��hdmi-cec-c7 ��hdmi-ddc ���b~hdmi-ddc-unwedge ���bvcc50-hdmi-en ��b�pcfg-output-low �b�pcfg-pull-up b�pcfg-pull-down b�pcfg-pull-none $b�pcfg-pull-none-12ma $ 1 b�suspendglobal-pwroff ��b�ddrio-pwroff ��b�ddr0-retention ��b�ddr1-retention ��edpedp-hpd � �bzi2c0i2c0-xfer ���bIi2c1i2c1-xfer ���b&i2c2i2c2-xfer � � �bOi2c3i2c3-xfer ���b'i2c4i2c4-xfer ���b,i2c5i2c5-xfer ���b/i2s0i2s0-bus` �������bhlcdclcdc-ctl@ �����bvsdmmcsdmmc-clk ��sdmmc-cmd ��sdmmc-cd ��sdmmc-bus1 ��sdmmc-bus4@ �����sdio0sdio0-bus1 ��sdio0-bus4@ �����bsdio0-cmd ��bsdio0-clk ��bsdio0-cd ��sdio0-wp ��sdio0-pwr ��sdio0-bkpwr ��sdio0-int ��wifienable-h ��b�bt-enable-l ��bt-host-wake ��bt-host-wake-l ��bbt-dev-wake-sleep ��b�bt-dev-wake-awake ��b�bt-dev-wake ��sdio1sdio1-bus1 ��sdio1-bus4@ �����sdio1-cd ��sdio1-wp ��sdio1-bkpwr ��sdio1-int ��sdio1-cmd ��sdio1-clk ��sdio1-pwr � �emmcemmc-clk ��bemmc-cmd ��bemmc-pwr � �emmc-bus1 ��emmc-bus4@ �����emmc-bus8� ���������bemmc-reset � �b�spi0spi0-clk � �bspi0-cs0 � �bspi0-tx ��bspi0-rx ��bspi0-cs1 ��spi1spi1-clk � �bspi1-cs0 � �b!spi1-rx ��b spi1-tx ��bspi2spi2-cs1 ��spi2-clk ��b"spi2-cs0 ��b%spi2-rx ��b$spi2-tx � �b#uart0uart0-xfer ���b0uart0-cts ��b1uart0-rts ��b2uart1uart1-xfer �� �b3uart1-cts � �uart1-rts � �uart2uart2-xfer ���b4uart3uart3-xfer ���b5uart3-cts � �uart3-rts � �uart4uart4-xfer ���b6uart4-cts � �uart4-rts � �tsadcotp-pin � �b<otp-out � �b=pwm0pwm0-pin ��bRpwm1pwm1-pin ��bSpwm2pwm2-pin ��bTpwm3pwm3-pin ��bUgmacrgmii-pins� ������������ ����bBrmii-pins� �����������phy-rst ��bCphy-pmeb ��bDphy-int ��bEspdifspdif-tx � �bgpcfg-pull-none-drv-8ma $ 1b�pcfg-pull-up-drv-8ma  1pcfg-output-high @b�buttonspwr-key-l ��b�pmicpmic-int-l ��bJdvs-1 � �bKdvs-2 ��bLrebootap-warm-reset-h � �b�recovery-switchrec-mode-l � �tpmtpm-int-h ��write-protectfw-wp-ap ��codechp-det ��b�int-codec ��bQmic-det � �b�headsetts3a227e-int-l ��b.buck-5vdrv-5v ��b�ledspwr-led1-on ��b�pwr-led1-blink ��b�usb-bc12usb-otg-ilim-sel ��b�usb-usb-ilim-sel ��b�usb-hosthub_usb1_pwr_en ��b�hub_usb2_pwr_en ��b�usb_otg_pwr_en � �b�backlightbl_pwr_en � �b�bl-en ��b�lcdlcd-en ��b�touchscreentouch-int ��b)touch-rst ��b*chosen Lserial2:115200n8memory�memory��power-button gpio-keys�default��power XPower �- ^t idgpio-restart gpio-restart �- �default�� {�emmc-pwrseqmmc-pwrseq-emmc���default �( bsdio-pwrseqmmc-pwrseq-simple5� �ext_clock�default�� �b vcc-5vregulator-fixedAvcc_5vPdvLK@�LK@ � �M�default��bNvcc33-sysregulator-fixed Avcc33_sysPdv2Z��2Z�bvcc50-hdmiregulator-fixed Avcc50_hdmiPd �N � ���default��vdd-logicpwm-regulator Avdd_logic ��� � �{ ��Pdv~���p��sound!rockchip,rockchip-audio-max98090�default��� �VEYRON-I2S �� � P +P  B� Y�vccsysregulator-fixedAvccsysdPb�vcc33-ioregulator-fixedPd Avcc33_iob+vcc5-host1-regulatorregulator-fixed � ���default�� Avcc5_host1Pdvcc5-host2-regulatorregulator-fixed � ���default�� Avcc5_host2Pdvcc5v-otg-regulatorregulator-fixed � �- �default�� Avcc5_otgPdexternal-gmac-clock fixed-clock��sY@ �ext_gmacb?backlight-regulatorregulator-fixed � �( �default��Abacklight_regulator �� m:�b�panel-regulatorregulator-fixed � �M�default��Apanel_regulator �b�backlightpwm-backlight ~� �� �� �M�default�� ��B@ �  �  ��b�panelauo,b101ean013okay �� �panel-timing��@�    +  5  = J Vportsportendpoint ��b} #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablepinctrl-namespinctrl-0sd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplymarvell,wakeup-pincap-mmc-highspeedrockchip,default-sample-phasedisable-wpmmc-hs200-1_8v#io-channel-cellsdmasdma-namesrx-sample-delay-nsspi-max-frequencyi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedreset-gpiosvcc33-supplyvccio-supplywakeup-sourceti,micbiasreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesassigned-clocksassigned-clock-parentsclock_in_outphy-handlephy-modephy-supplyrx_delaytx_delaysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplydvs-gpiosvcc11-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityenable-active-highvin-supplypwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenvactivevfront-porchvback-porchvsync-len