� ��p�8e�( �e�ti,omap4430ti,omap4 +chosenB7/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0aliases?C/ocp/interconnect@48000000/segment@0/target-module@70000/i2c@0?H/ocp/interconnect@48000000/segment@0/target-module@72000/i2c@0?M/ocp/interconnect@48000000/segment@0/target-module@60000/i2c@0ER/ocp/interconnect@48000000/segment@200000/target-module@150000/i2c@0?W/ocp/interconnect@48000000/segment@0/target-module@9c000/mmc@0?\/ocp/interconnect@48000000/segment@0/target-module@b4000/mmc@0?a/ocp/interconnect@48000000/segment@0/target-module@ad000/mmc@0?f/ocp/interconnect@48000000/segment@0/target-module@d1000/mmc@0?k/ocp/interconnect@48000000/segment@0/target-module@d5000/mmc@0Bp/ocp/interconnect@48000000/segment@0/target-module@6a000/serial@0Bx/ocp/interconnect@48000000/segment@0/target-module@6c000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@6e000/serial@0 �/ocp/dsp�/ocp/ipu@55020000 �/connector0 �/connector1_�/ocp/interconnect@4a000000/segment@0/target-module@64000/usbhshost@0/ehci@c00/hub@1/ethernet@1cpus+cpu@0arm,cortex-a9�cpu����cpu��� ����� '�O� 5�a�� �cpu@1arm,cortex-a9�cpu��sram@40304000 mmio-sram�@0@��interrupt-controller@48241000arm,cortex-a9-gic#8�H$H$ cache-controller@48242000arm,pl310-cache�H$ IWlocal-timer@48240600arm,cortex-a9-twd-timer��H$  c  interrupt-controller@48281000ti,omap4-wugen-mpu#8�H( ocpsimple-pm-busn$� +|l3-noc@44000000ti,omap4-l3-noc�DD� Ec  interconnect@4a300000ti,omap4-l4-wkupsimple-pm-busn  � �fck�J0J0J0 �aplaia0+$|J0J1J2segment@0simple-pm-bus+�|`` ������@@PP����target-module@4000ti,sysc-omap2ti,sysc�@@ �revsysc� � 0�fck+ |@counter@0ti,omap-counter32k� target-module@6000ti,sysc-omap4ti,sysc�`�rev+ |` prm@0ti,omap4-prmsimple-bus�  c + | clocks+sys_clkin_ck@110� ti,mux-clock �sys_clkin_ck� ��abe_dpll_bypass_clk_mux_ck@108� ti,mux-clock�abe_dpll_bypass_clk_mux_ck���9abe_dpll_refclk_mux_ck@10c� ti,mux-clock�abe_dpll_refclk_mux_ck�� 8dbgclk_mux_ck�fixed-factor-clock�dbgclk_mux_ck���l4_wkup_clk_mux_ck@108� ti,mux-clock�l4_wkup_clk_mux_ck��syc_clk_div_ck@100�ti,divider-clock�syc_clk_div_ck����usim_ck@1858�ti,divider-clock�usim_ck���X�usim_fclk@1858�ti,gate-clock �usim_fclk���Xtrace_clk_div_ck�ti,clkdm-gate-clock�trace_clk_div_ck �bandgap_fclk@1888�ti,gate-clock �bandgap_fclk����clockdomainsemu_sys_clkdmti,clockdomain�emu_sys_clkdm�l4_wkup_cm@1800 ti,omap4-cm �l4_wkup_cm�+ |clk@20 ti,clkctrl�l4_wkup_clkctrl� \� emu_sys_cm@1a00 ti,omap4-cm �emu_sys_cm�+ |clk@20 ti,clkctrl�emu_sys_clkctrl� �prm@300#ti,omap4-prm-instti,omap-prm-inst� �prm@400#ti,omap4-prm-instti,omap-prm-inst� dprm@500#ti,omap4-prm-instti,omap-prm-inst� �prm@600#ti,omap4-prm-instti,omap-prm-inst� prm@700#ti,omap4-prm-instti,omap-prm-inst� 4prm@f00#ti,omap4-prm-instti,omap-prm-inst� �prm@1000#ti,omap4-prm-instti,omap-prm-inst� �prm@1100#ti,omap4-prm-instti,omap-prm-inst�@ �prm@1200#ti,omap4-prm-instti,omap-prm-inst� �prm@1300#ti,omap4-prm-instti,omap-prm-inst� prm@1400#ti,omap4-prm-instti,omap-prm-inst� prm@1600#ti,omap4-prm-instti,omap-prm-inst� prm@1700#ti,omap4-prm-instti,omap-prm-inst�  prm@1900#ti,omap4-prm-instti,omap-prm-inst� �prm@1b00#ti,omap4-prm-instti,omap-prm-inst�@target-module@a000ti,sysc-omap4ti,sysc���rev+ |�scrm@0ti,omap4-scrm� clocks+auxclk0_src_gate_ck@310� ti,composite-no-wait-gate-clock�auxclk0_src_gate_ck���auxclk0_src_mux_ck@310�ti,composite-mux-clock�auxclk0_src_mux_ck ���auxclk0_src_ck�ti,composite-clock�auxclk0_src_ck�auxclk0_ck@310�ti,divider-clock �auxclk0_ck����.auxclk1_src_gate_ck@314� ti,composite-no-wait-gate-clock�auxclk1_src_gate_ck���auxclk1_src_mux_ck@314�ti,composite-mux-clock�auxclk1_src_mux_ck ��� auxclk1_src_ck�ti,composite-clock�auxclk1_src_ck� !auxclk1_ck@314�ti,divider-clock �auxclk1_ck�!���/auxclk2_src_gate_ck@318� ti,composite-no-wait-gate-clock�auxclk2_src_gate_ck���"auxclk2_src_mux_ck@318�ti,composite-mux-clock�auxclk2_src_mux_ck ���#auxclk2_src_ck�ti,composite-clock�auxclk2_src_ck�"#$auxclk2_ck@318�ti,divider-clock �auxclk2_ck�$���0auxclk3_src_gate_ck@31c� ti,composite-no-wait-gate-clock�auxclk3_src_gate_ck���%auxclk3_src_mux_ck@31c�ti,composite-mux-clock�auxclk3_src_mux_ck ���&auxclk3_src_ck�ti,composite-clock�auxclk3_src_ck�%&'auxclk3_ck@31c�ti,divider-clock �auxclk3_ck�'���1auxclk4_src_gate_ck@320� ti,composite-no-wait-gate-clock�auxclk4_src_gate_ck��� (auxclk4_src_mux_ck@320�ti,composite-mux-clock�auxclk4_src_mux_ck ��� )auxclk4_src_ck�ti,composite-clock�auxclk4_src_ck�()*auxclk4_ck@320�ti,divider-clock �auxclk4_ck�*��� 2auxclk5_src_gate_ck@324� ti,composite-no-wait-gate-clock�auxclk5_src_gate_ck���$+auxclk5_src_mux_ck@324�ti,composite-mux-clock�auxclk5_src_mux_ck ���$,auxclk5_src_ck�ti,composite-clock�auxclk5_src_ck�+,-auxclk5_ck@324�ti,divider-clock �auxclk5_ck�-���$3auxclkreq0_ck@210� ti,mux-clock�auxclkreq0_ck�./0123��auxclkreq1_ck@214� ti,mux-clock�auxclkreq1_ck�./0123��auxclkreq2_ck@218� ti,mux-clock�auxclkreq2_ck�./0123��auxclkreq3_ck@21c� ti,mux-clock�auxclkreq3_ck�./0123��auxclkreq4_ck@220� ti,mux-clock�auxclkreq4_ck�./0123�� auxclkreq5_ck@224� ti,mux-clock�auxclkreq5_ck�./0123��$clockdomainstarget-module@c000ti,sysc-omap4ti,sysc��� �revsysc�+ |�scm@c000ti,omap4-scm-wkup��segment@10000simple-pm-bus+x|@@PP������������target-module@0ti,sysc-omap2ti,sysc��revsyscsyss,�9�   �fckdbclk+ |gpio@0ti,omap4-gpio� cFXh#8�target-module@4000ti,sysc-omap2ti,sysc�@@@�revsyscsyss,"�9 � �fck+ |@wdt@0ti,omap4-wdtti,omap3-wdt�� cPtarget-module@8000ti,sysc-omap2-timerti,sysc�����revsyscsyss,' �9 � �fck+ |�t�timer@0ti,omap3430-timer��� �fcktimer_sys_ck c%� � �target-module@c000ti,sysc-omap2ti,sysc�����revsyscsyss,' �9 � X�fck+ |�keypad@0ti,omap4-keypad�� cx�mputarget-module@e000ti,sysc-omap4ti,sysc��� �revsysc�+ |�pinmux@40 ti,omap4-padconfpinctrl-single�@8+�8#���pinmux_leds_wkpins�pinmux_twl6030_wkup_pinswsegment@20000simple-pm-bus+�|``��  00@@PPpp����target-module@0ti,sysc 'disabled+ |target-module@2000ti,sysc 'disabled+ | target-module@4000ti,sysc 'disabled+ |@target-module@6000ti,sysc 'disabled+0|`p �0�interconnect@4a000000ti,omap4-l4-cfgsimple-pm-busn4 �5�fck�JJJ �aplaia0+T|JJJJ J (J(0J0segment@0simple-pm-bus+�| 00@@PP``pp����@  00�� ��``pp�� @@PPtarget-module@2000ti,sysc-omap4ti,sysc�   �revsysc�+ | scm@0ti,omap4-scm-coresimple-bus�+ |scm_conf@0syscon�+�control-phy@300ti,control-phy-usb2��powergcontrol-phy@33cti,control-phy-otghs�<�otghs_controlftarget-module@4000ti,sysc-omap4ti,sysc�@�rev+ |@cm1@0ti,omap4-cm1simple-bus� + | clocks+extalt_clkin_ck� fixed-clock�extalt_clkin_ck.�D�pad_clks_src_ck� fixed-clock�pad_clks_src_ck.�6pad_clks_ck@108�ti,gate-clock �pad_clks_ck�6��pad_slimbus_core_clks_ck� fixed-clock�pad_slimbus_core_clks_ck.�secure_32k_clk_src_ck� fixed-clock�secure_32k_clk_src_ck.�slimbus_src_clk� fixed-clock�slimbus_src_clk.�7slimbus_clk@108�ti,gate-clock �slimbus_clk�7� �sys_32k_ck� fixed-clock �sys_32k_ck.�virt_12000000_ck� fixed-clock�virt_12000000_ck.� virt_13000000_ck� fixed-clock�virt_13000000_ck.�]@ virt_16800000_ck� fixed-clock�virt_16800000_ck.Yvirt_19200000_ck� fixed-clock�virt_19200000_ck.$�virt_26000000_ck� fixed-clock�virt_26000000_ck.���virt_27000000_ck� fixed-clock�virt_27000000_ck.���virt_38400000_ck� fixed-clock�virt_38400000_ck.I�tie_low_clock_ck� fixed-clock�tie_low_clock_ck.utmi_phy_clkout_ck� fixed-clock�utmi_phy_clkout_ck.��xclk60mhsp1_ck� fixed-clock�xclk60mhsp1_ck.��`xclk60mhsp2_ck� fixed-clock�xclk60mhsp2_ck.��axclk60motg_ck� fixed-clock�xclk60motg_ck.��dpll_abe_ck@1e0�ti,omap4-dpll-m4xen-clock �dpll_abe_ck�89�����:dpll_abe_x2_ck@1f0�ti,omap4-dpll-x2-clock�dpll_abe_x2_ck�:��;dpll_abe_m2x2_ck@1f0�ti,divider-clock�dpll_abe_m2x2_ck�;�>���P<abe_24m_fclk�fixed-factor-clock �abe_24m_fclk�<��abe_clk@108�ti,divider-clock�abe_clk�<��gdpll_abe_m3x2_ck@1f4�ti,divider-clock�dpll_abe_m3x2_ck�;�>���P=core_hsd_byp_clk_mux_ck@12c� ti,mux-clock�core_hsd_byp_clk_mux_ck�=��,>dpll_core_ck@120�ti,omap4-dpll-core-clock �dpll_core_ck�>� $,(?dpll_core_x2_ck�ti,omap4-dpll-x2-clock�dpll_core_x2_ck�?@dpll_core_m6x2_ck@140�ti,divider-clock�dpll_core_m6x2_ck�@�>�@�Pdpll_core_m2_ck@130�ti,divider-clock�dpll_core_m2_ck�?�>�0�PAddrphy_ck�fixed-factor-clock �ddrphy_ck�A��dpll_core_m5x2_ck@13c�ti,divider-clock�dpll_core_m5x2_ck�@�>�<�PBdiv_core_ck@100�ti,divider-clock �div_core_ck�B��Mdiv_iva_hs_clk@1dc�ti,divider-clock�div_iva_hs_clk�B���gFdiv_mpu_hs_clk@19c�ti,divider-clock�div_mpu_hs_clk�B���gLdpll_core_m4x2_ck@138�ti,divider-clock�dpll_core_m4x2_ck�@�>�8�PCdll_clk_div_ck�fixed-factor-clock�dll_clk_div_ck�C��dpll_abe_m2_ck@1f0�ti,divider-clock�dpll_abe_m2_ck�:����Pdpll_core_m3x2_gate_ck@134� ti,composite-no-wait-gate-clock�dpll_core_m3x2_gate_ck�@��4Ddpll_core_m3x2_div_ck@134�ti,composite-divider-clock�dpll_core_m3x2_div_ck�@��4�Edpll_core_m3x2_ck�ti,composite-clock�dpll_core_m3x2_ck�DEdpll_core_m7x2_ck@144�ti,divider-clock�dpll_core_m7x2_ck�@�>�D�Piva_hsd_byp_clk_mux_ck@1ac� ti,mux-clock�iva_hsd_byp_clk_mux_ck�F���Gdpll_iva_ck@1a0�ti,omap4-dpll-clock �dpll_iva_ck�G������H}7��Hdpll_iva_x2_ck�ti,omap4-dpll-x2-clock�dpll_iva_x2_ck�HIdpll_iva_m4x2_ck@1b8�ti,divider-clock�dpll_iva_m4x2_ck�I�>���P�J}�~Jdpll_iva_m5x2_ck@1bc�ti,divider-clock�dpll_iva_m5x2_ck�I�>���P�K}�] Kdpll_mpu_ck@160�ti,omap4-dpll-clock �dpll_mpu_ck�L�`dlhdpll_mpu_m2_ck@170�ti,divider-clock�dpll_mpu_m2_ck��>�p�Pper_hs_clk_div_ck�fixed-factor-clock�per_hs_clk_div_ck�=��Qusb_hs_clk_div_ck�fixed-factor-clock�usb_hs_clk_div_ck�=��Wl3_div_ck@100�ti,divider-clock �l3_div_ck�M���Nl4_div_ck@100�ti,divider-clock �l4_div_ck�N���lp_clk_div_ck�fixed-factor-clock�lp_clk_div_ck�<��mpu_periphclk�fixed-factor-clock�mpu_periphclk���ocp_abe_iclk@528�ti,divider-clock �ocp_abe_iclk �O��(�per_abe_24m_fclk�fixed-factor-clock�per_abe_24m_fclk�P��dummy_ck� fixed-clock �dummy_ck.clockdomainsmpuss_cm@300 ti,omap4-cm �mpuss_cm�+ |clk@20 ti,clkctrl�mpuss_clkctrl� ��tesla_cm@400 ti,omap4-cm �tesla_cm�+ |clk@20 ti,clkctrl�tesla_clkctrl� �cabe_cm@500 ti,omap4-cm�abe_cm�+ |clk@20 ti,clkctrl �abe_clkctrl� l�Otarget-module@8000ti,sysc-omap4ti,sysc���rev+ |� cm2@0ti,omap4-cm2simple-bus� + | clocks+per_hsd_byp_clk_mux_ck@14c� ti,mux-clock�per_hsd_byp_clk_mux_ck�Q��LRdpll_per_ck@140�ti,omap4-dpll-clock �dpll_per_ck�R�@DLHSdpll_per_m2_ck@150�ti,divider-clock�dpll_per_m2_ck�S��P�[dpll_per_x2_ck@150�ti,omap4-dpll-x2-clock�dpll_per_x2_ck�S�PTdpll_per_m2x2_ck@150�ti,divider-clock�dpll_per_m2x2_ck�T�>�P�PZdpll_per_m3x2_gate_ck@154� ti,composite-no-wait-gate-clock�dpll_per_m3x2_gate_ck�T��TUdpll_per_m3x2_div_ck@154�ti,composite-divider-clock�dpll_per_m3x2_div_ck�T��T�Vdpll_per_m3x2_ck�ti,composite-clock�dpll_per_m3x2_ck�UVdpll_per_m4x2_ck@158�ti,divider-clock�dpll_per_m4x2_ck�T�>�X�Pdpll_per_m5x2_ck@15c�ti,divider-clock�dpll_per_m5x2_ck�T�>�\�Pdpll_per_m6x2_ck@160�ti,divider-clock�dpll_per_m6x2_ck�T�>�`�PYdpll_per_m7x2_ck@164�ti,divider-clock�dpll_per_m7x2_ck�T�>�d�P�dpll_usb_ck@180�ti,omap4-dpll-j-type-clock �dpll_usb_ck�W�����Xdpll_usb_clkdcoldo_ck@1b4�ti,fixed-factor-clock�dpll_usb_clkdcoldo_ck�X�>���Pdpll_usb_m2_ck@190�ti,divider-clock�dpll_usb_m2_ck�X�>���P\ducati_clk_mux_ck@100� ti,mux-clock�ducati_clk_mux_ck�MY�func_12m_fclk�fixed-factor-clock�func_12m_fclk�Z��func_24m_clk�fixed-factor-clock �func_24m_clk�[��func_24mc_fclk�fixed-factor-clock�func_24mc_fclk�Z��func_48m_fclk@108�ti,divider-clock�func_48m_fclk�Z��func_48mc_fclk�fixed-factor-clock�func_48mc_fclk�Z��func_64m_fclk@108�ti,divider-clock�func_64m_fclk���func_96m_fclk@108�ti,divider-clock�func_96m_fclk�Z��init_60m_fclk@104�ti,divider-clock�init_60m_fclk�\��_per_abe_nc_fclk@108�ti,divider-clock�per_abe_nc_fclk�P��usb_phy_cm_clk32k@640�ti,gate-clock�usb_phy_cm_clk32k���@hclockdomainsl3_init_clkdmti,clockdomain�l3_init_clkdm�Xl4_ao_cm@600 ti,omap4-cm �l4_ao_cm�+ |clk@20 ti,clkctrl�l4_ao_clkctrl� �jl3_1_cm@700 ti,omap4-cm�l3_1_cm�+ |clk@20 ti,clkctrl �l3_1_clkctrl� �l3_2_cm@800 ti,omap4-cm�l3_2_cm�+ |clk@20 ti,clkctrl �l3_2_clkctrl� �ducati_cm@900 ti,omap4-cm �ducati_cm� + | clk@20 ti,clkctrl�ducati_clkctrl� ��l3_dma_cm@a00 ti,omap4-cm �l3_dma_cm� + | clk@20 ti,clkctrl�l3_dma_clkctrl� �]l3_emif_cm@b00 ti,omap4-cm �l3_emif_cm� + | clk@20 ti,clkctrl�l3_emif_clkctrl� ��d2d_cm@c00 ti,omap4-cm�d2d_cm� + | clk@20 ti,clkctrl �d2d_clkctrl� �il4_cfg_cm@d00 ti,omap4-cm �l4_cfg_cm� + | clk@20 ti,clkctrl�l4_cfg_clkctrl� �5l3_instr_cm@e00 ti,omap4-cm �l3_instr_cm�+ |clk@20 ti,clkctrl�l3_instr_clkctrl� $� ivahd_cm@f00 ti,omap4-cm �ivahd_cm�+ |clk@20 ti,clkctrl�ivahd_clkctrl� ��iss_cm@1000 ti,omap4-cm�iss_cm�+ |clk@20 ti,clkctrl �iss_clkctrl� �ql3_dss_cm@1100 ti,omap4-cm �l3_dss_cm�+ |clk@20 ti,clkctrl�l3_dss_clkctrl� ��l3_gfx_cm@1200 ti,omap4-cm �l3_gfx_cm�+ |clk@20 ti,clkctrl�l3_gfx_clkctrl� ��l3_init_cm@1300 ti,omap4-cm �l3_init_cm�+ |clk@20 ti,clkctrl�l3_init_clkctrl� ��^clock@1400 ti,omap4-cm �l4_per_cm�+ |clock@20 ti,clkctrl�l4_per_clkctrl� D�rclock@1a0 ti,clkctrl�l4_secure_clkctrl��<�~target-module@56000ti,sysc-omap2ti,sysc�``,`(�revsyscsyss,# � �9 �]�fck+ |`dma-controller@0ti,omap4430-sdmati,omap-sdma�0c  �� �target-module@58000ti,sysc-omap2ti,sysc�����revsyscsyss,#��9 �^�fck+ |�Phsi@0 ti,omap4-hsi�@P�sysgdd �^�hsi_fck cG�gdd_mpu+ |@hsi-port@2000ti,omap4-hsi-port� (�txrx cChsi-port@3000ti,omap4-hsi-port�08�txrx cDtarget-module@5e000ti,sysc 'disabled+ |� target-module@62000ti,sysc-omap2ti,sysc�   �revsyscsyss, � �^H�fck+ | usbhstll@0 ti,usbhs-tll� cNtarget-module@64000ti,sysc-omap4ti,sysc�@@@�revsyscsyss,�� �^8�fck+ |@usbhshost@0ti,usbhs-host�+ | �_`a3�refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 �ehci-phyohci@800ti,ohci-omap3� cL�ehci@c00 ti,ehci-omap�  cMb+hub@1 usb424,9514�+ethernet@1 usb424,ec00�target-module@66000ti,sysc-omap2ti,sysc�```�revsyscsyss, � �c�fcknddrstctrl+ |`mmu@0ti,omap4-iommu� c+�segment@80000simple-pm-bus+|� �� �� �� �� �� �@@PP``pp` `p p� �� �� �� �� �� �� �� �target-module@29000ti,sysc 'disabled+ |�target-module@2b000ti,sysc-omap2ti,sysc�����revsyscsyss, ��9 �^@�fck+ |�usb_otg_hs@0ti,omap4-musb��c\]�mcdma8ee @usb2-phyJU] ffr��2target-module@2d000ti,sysc-omap2ti,sysc�����revsyscsyss, �9 �^��fck+ |�ocp2scp@0ti,omap-ocp2scp�+ |usb2phy@80 ti,omap-usb2��Xfg�h�wkupclk�etarget-module@36000ti,sysc-omap2ti,sysc�```�revsyscsyss,�9 �i�fck+ |`target-module@4d000ti,sysc-omap2ti,sysc�����revsyscsyss,�9 �i�fck+ |�target-module@59000ti,sysc-omap4-srti,sysc��8�sysc,� �j�fck+ |�smartreflex@0ti,omap4-smartreflex-mpu�� ctarget-module@5b000ti,sysc-omap4-srti,sysc��8�sysc,� �j�fck+ |�smartreflex@0ti,omap4-smartreflex-iva�� cftarget-module@5d000ti,sysc-omap4-srti,sysc��8�sysc,� �j�fck+ |�smartreflex@0ti,omap4-smartreflex-core�� ctarget-module@60000ti,sysc 'disabled+ |target-module@74000ti,sysc-omap4ti,sysc�@@ �revsysc, � �5�fck+ |@mailbox@0ti,omap4-mailbox� c����mbox-ipu � ��mbox-dsp � ��target-module@76000ti,sysc-omap2ti,sysc�```�revsyscsyss, �9 �5�fck+ |`spinlock@0ti,omap4-hwspinlock��segment@100000simple-pm-bus+`|  00��������target-module@0ti,sysc-omap4ti,sysc� �revsysc�+ |pinmux@40 ti,omap4-padconfpinctrl-single�@�+�8#����default�klmnospinmux_mcpdm_pins(������pinmux_twl6040_pins�`ypinmux_mcbsp1_pins �����pinmux_dss_dpi_pins�"$&(*,.0246tvxz|~�����������kpinmux_tfp410_pinsDlpinmux_dss_hdmi_pinsZ\^mpinmux_tpd12s015_pins"HX npinmux_hsusbb1_pins`� �� � � � � � � � � � opinmux_i2c1_pins��upinmux_i2c2_pins��}pinmux_i2c3_pins��tpinmux_i2c4_pins���pinmux_wl12xx_gpio &,02�pinmux_wl12xx_pins@8:  �pinmux_button_pins��pinmux_twl6030_pins^Avomap4_padconf_global@5a0sysconsimple-bus��p+ |�pppbias_regulator@60ti,pbias-omap4ti,pbias-omap�`�ppbias_mmc_omap4pbias_mmc_omap4w@,-���target-module@2000ti,sysc 'disabled+ | target-module@8000ti,sysc 'disabled+ |�target-module@a000ti,sysc-omap4ti,sysc��� �revsysc, � �D �q�fck+ |�segment@180000simple-pm-bus+segment@200000simple-pm-bus+h|�!��!�� �� �@ @P P` `p p ! 0!0� �� �!!`!`p!p@!@P!P�!��!�""`"`p"p�"��"��"��"��!��!�target-module@4000ti,sysc 'disabled+ |@target-module@6000ti,sysc 'disabled+ |`target-module@a000ti,sysc 'disabled+ |�target-module@c000ti,sysc 'disabled+ |�target-module@10000ti,sysc 'disabled+ |target-module@12000ti,sysc 'disabled+ | target-module@14000ti,sysc 'disabled+ |@target-module@16000ti,sysc 'disabled+ |`target-module@18000ti,sysc 'disabled+ |�target-module@1c000ti,sysc 'disabled+ |�target-module@1e000ti,sysc 'disabled+ |�target-module@20000ti,sysc 'disabled+ |target-module@26000ti,sysc 'disabled+ |`target-module@28000ti,sysc 'disabled+ |�target-module@2a000ti,sysc 'disabled+ |�segment@280000simple-pm-bus+segment@300000simple-pm-bus+�|042@@2@ `2`p2p�2��2�3�2� �2�@target-module@0ti,sysc 'disabled+x|@@@ ``pp������ ��@interconnect@48000000ti,omap4-l4-persimple-pm-busn �r��fck0�HHHHHH�aplaia0ia1ia2ia3+|H H segment@0simple-pm-bus+�|  00@@PP``pp����PP``pp��������������������������  00 ` ` p p``pp����``pp����    � � � � � � � � � � � � � � � �  @ @ ` ` � �@ � � � � � �  0 0 @ @ P P � � � � � � � �    P P ` `  0 0 P Ptarget-module@20000ti,sysc-omap2ti,sysc�PTX�revsyscsyss,�9 �r0�fck+ |serial@0ti,omap4-uart� cJ.�lUJstarget-module@32000ti,sysc-omap2-timerti,sysc�   �revsyscsyss,' �9 �r�fck+ | timer@0ti,omap3430-timer���r�fcktimer_sys_ck c&target-module@34000ti,sysc-omap4-timerti,sysc�@@ �revsysc,� �r �fck+ |@timer@0ti,omap4430-timer���r �fcktimer_sys_ck c'�target-module@36000ti,sysc-omap4-timerti,sysc�`` �revsysc,� �r(�fck+ |`timer@0ti,omap4430-timer���r(�fcktimer_sys_ck c(target-module@3e000ti,sysc-omap4-timerti,sysc��� �revsysc,� �r0�fck+ |�timer@0ti,omap4430-timer���r0�fcktimer_sys_ck c-i�target-module@40000ti,sysc 'disabled+ |target-module@55000ti,sysc-omap2ti,sysc�PPQ�revsyscsyss,�9�r@r@ �fckdbclk+ |Pgpio@0ti,omap4-gpio� cXh#8�target-module@57000ti,sysc-omap2ti,sysc�ppq�revsyscsyss,�9�rHrH �fckdbclk+ |pgpio@0ti,omap4-gpio� cXh#8�target-module@59000ti,sysc-omap2ti,sysc�����revsyscsyss,�9�rPrP �fckdbclk+ |�gpio@0ti,omap4-gpio� c Xh#8ztarget-module@5b000ti,sysc-omap2ti,sysc�����revsyscsyss,�9�rXrX �fckdbclk+ |�gpio@0ti,omap4-gpio� c!Xh#8target-module@5d000ti,sysc-omap2ti,sysc�����revsyscsyss,�9�r`r` �fckdbclk+ |�gpio@0ti,omap4-gpio� c"Xh#8target-module@60000ti,sysc-omap2ti,sysc���revsyscsyss,�9 �r��fck+ |i2c@0 ti,omap4-i2c� c=+�default�t.���eeprom@50 ti,eeprom�Ptarget-module@6a000ti,sysc-omap2ti,sysc��P�T�X�revsyscsyss,�9 �r �fck+ |�serial@0ti,omap4-uart� cH.�ltarget-module@6c000ti,sysc-omap2ti,sysc��P�T�X�revsyscsyss,�9 �r(�fck+ |�serial@0ti,omap4-uart� cI.�lUIs�target-module@6e000ti,sysc-omap2ti,sysc��P�T�X�revsyscsyss,�9 �r8�fck+ |�serial@0ti,omap4-uart� cF.�lUFstarget-module@70000ti,sysc-omap2ti,sysc���revsyscsyss,�9 �r��fck+ |i2c@0 ti,omap4-i2c� c8+�default�u.�twl@48�H c ti,twl6030#8�default�vwrtcti,twl4030-rtcc regulator-vaux1ti,twl6030-vaux1B@,-��regulator-vaux2ti,twl6030-vaux2O�,*��regulator-vaux3ti,twl6030-vaux3B@,-��regulator-vmmcti,twl6030-vmmcO�,-���regulator-vppti,twl6030-vppw@,&%�regulator-vusimti,twl6030-vusimO�,,@ regulator-vdacti,twl6030-vdac�regulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxiov�regulator-vusbti,twl6030-vusbxregulator-v1v8ti,twl6030-v1v8v{regulator-v2v1ti,twl6030-v2v1v|usb-comparatorti,twl6030-usbc �xpwmti,twl6030-pwm�pwmledti,twl6030-pwmled�gpadcti,twl6030-gpadcc�twl@4b ti,twl6040��K�default�y cw �z�{�|��target-module@72000ti,sysc-omap2ti,sysc�   ��revsyscsyss,�9 �r��fck+ | i2c@0 ti,omap4-i2c� c9+�default�}.�target-module@76000ti,sysc-omap4ti,sysc�`` �revsysc,� �r�fck+ |`target-module@78000ti,sysc-omap2ti,sysc�����revsyscsyss, �9 �r8�fck+ |�elm@0ti,am3352-elm�  c 'disabledtarget-module@86000ti,sysc-omap2-timerti,sysc�```�revsyscsyss,' �9 �r�fck+ |`timer@0ti,omap3430-timer���r�fcktimer_sys_ck c.itarget-module@88000ti,sysc-omap4-timerti,sysc��� �revsysc,� �r�fck+ |�timer@0ti,omap4430-timer���r�fcktimer_sys_ck c/i�target-module@90000ti,sysc-omap2ti,sysc� � � �revsysc,� �~ �fck+ | rng@0 ti,omap4-rng�  c4target-module@96000ti,sysc-omap2ti,sysc� `��sysc, � �r��fck+ | `mcbsp@0ti,omap4-mcbsp���mpu c�common��� txrx 'disabledtarget-module@98000ti,sysc-omap4ti,sysc� � � �revsysc,� �r��fck+ | �spi@0ti,omap4-mcspi� cA+ @�#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3target-module@9a000ti,sysc-omap4ti,sysc� � � �revsysc,� �r��fck+ | �spi@0ti,omap4-mcspi� cB+  �+,-.tx0rx0tx1rx1target-module@9c000ti,sysc-omap4ti,sysc� � � �revsysc,�� �^�fck+ | �mmc@0ti,omap4-hsmmc� cS&�=>txrx=�J�Vtarget-module@9e000ti,sysc 'disabled+ | �target-module@a2000ti,sysc 'disabled+ | target-module@a4000ti,sysc 'disabled+| @ Ptarget-module@a5000ti,sysc-omap2ti,sysc� P0 P4 P8�revsyscsyss,�9 �~�fck+ | Pdes@0 ti,omap4-des�� cR�uttxrxtarget-module@a8000ti,sysc 'disabled+ | �@target-module@ad000ti,sysc-omap4ti,sysc� � � �revsysc,�� �r�fck+ | �mmc@0ti,omap4-hsmmc� c^&�MNtxrx 'disabledtarget-module@b0000ti,sysc 'disabled+ | target-module@b2000ti,sysc-omap2ti,sysc�   �revsyscsyss,9t �rh�fck+ | 1w@0 ti,omap3-1w� c:target-module@b4000ti,sysc-omap4ti,sysc� @ @ �revsysc,�� �^�fck+ | @mmc@0ti,omap4-hsmmc� cV&�/0txrx 'disabledtarget-module@b8000ti,sysc-omap4ti,sysc� � � �revsysc,� �r��fck+ | �spi@0ti,omap4-mcspi� c[+ �tx0rx0target-module@ba000ti,sysc-omap4ti,sysc� � � �revsysc,� �r��fck+ | �spi@0ti,omap4-mcspi� c0+ �FGtx0rx0target-module@d1000ti,sysc-omap4ti,sysc�   �revsysc,�� �r�fck+ | mmc@0ti,omap4-hsmmc� c`&�9:txrx 'disabledtarget-module@d5000ti,sysc-omap4ti,sysc� P P �revsysc,�� �r@�fck+ | Pmmc@0ti,omap4-hsmmc� c;&�;<txrx�default��J�U;s`Vn+wlcore@2 ti,wl1271�U�s: �irqwakeup�I�segment@200000simple-pm-bus+|55target-module@150000ti,sysc-omap2ti,sysc���revsyscsyss,�9 �r��fck+ |i2c@0 ti,omap4-i2c� c>+�default��.�target-module@48210000ti,sysc-omap4-simpleti,syscn� ���fck+ |H!mpu ti,omap4-mpu��interconnect@40100000ti,omap4-l4-abesimple-pm-bus�@@�laapn�+|@IIsegment@0simple-pm-bus+0|  00@@PP``pp������������  00����������������      IIIII I I0I0I@I@IPIPI`I`IpIpI�I�I�I�I�I�I�I�I�I�I�I�IIIII I I0I0I�I�I�I�I�I�I�I�I�I�I�I�I�I�I�I�IIIII I I I I I I I III I target-module@22000ti,sysc-omap2ti,sysc� ��sysc, � �O(�fck+| I I mcbsp@0ti,omap4-mcbsp��I ��mpudma c�common���!"txrx'okay�default��target-module@24000ti,sysc-omap2ti,sysc�@��sysc, � �O0�fck+|@I@I@mcbsp@0ti,omap4-mcbsp��I@��mpudma c�common���txrx 'disabledtarget-module@26000ti,sysc-omap2ti,sysc�`��sysc, � �O8�fck+|`I`I`mcbsp@0ti,omap4-mcbsp��I`��mpudma c�common���txrx 'disabledtarget-module@28000ti,sysc-mcaspti,sysc��� �revsysc � �O �fck+0|�I�I� �I�I�mcasp@0ti,omap4-mcasp-audio� I��mpudat cm�tx�tx �O �fck�� 'disabledtarget-module@2e000ti,sysc-omap4ti,sysc��� �revsysc,� �O�fck+|�I�I�dmic@0ti,omap4-dmic�I��mpudma cr�Cup_link 'disabledtarget-module@30000ti,sysc-omap2ti,sysc��revsyscsyss,"�9 �Oh�fck+|IIwdt@0ti,omap4-wdtti,omap3-wdt�� cPtarget-module@32000ti,sysc-omap4ti,sysc�   �revsysc,� �O�fck+| I I 'okay�default��mcpdm@0ti,omap4-mcpdm�I �mpudma cp�ABup_linkdn_link���pdmclk�target-module@38000ti,sysc-omap4-timerti,sysc��� �revsysc,� �OH�fck+|�I�I�timer@0ti,omap4430-timer��I���OH��fcktimer_sys_ck c)��target-module@3a000ti,sysc-omap4-timerti,sysc��� �revsysc,� �OP�fck+|�I�I�timer@0ti,omap4430-timer��I���OP��fcktimer_sys_ck c*��target-module@3c000ti,sysc-omap4-timerti,sysc��� �revsysc,� �OX�fck+|�I�I�timer@0ti,omap4430-timer��I���OX��fcktimer_sys_ck c+�target-module@3e000ti,sysc-omap4-timerti,sysc��� �revsysc,� �O`�fck+|�I�I�timer@0ti,omap4430-timer��I���O`��fcktimer_sys_ck c,i�target-module@80000ti,sysc 'disabled+|IItarget-module@a0000ti,sysc 'disabled+| I I target-module@c0000ti,sysc 'disabled+| I I target-module@f1000ti,sysc-omap4ti,sysc� �revsysc� � �O�fck+|IItarget-module@50000000ti,sysc-omap2ti,sysc�PPP�revsyscsyss �9� ��fck+|PP@gpmc@50000000ti,omap4430-gpmc�P+ c�rxtx���N�fck#8Xhtarget-module@52000000ti,sysc-omap4ti,sysc�RR �revsysc,��Dn� �q�fck+ |Rtarget-module@54000000ti,sysc-omap4-simpleti,syscn� ��fck+ |Tpmuarm,cortex-a9-pmutarget-module@55082000ti,sysc-omap2ti,sysc�U U U �revsyscsyss �, ���fck4rstctrl |U +mmu@0ti,omap4-iommu� cd+��target-module@4012c000ti,sysc-omap4ti,sysc�@�@� �revsysc,� �O@�fck+|@�I�I�target-module@4e000000ti,sysc-omap2ti,sysc�NN �revsysc � |N+dmm@0 ti,omap4-dmm� cqtarget-module@4c000000ti,sysc-omap4-simpleti,sysc�L�rev ���fck�+ |Lemif@0 ti,emif-4d� cn !6IR�target-module@4d000000ti,sysc-omap4-simpleti,sysc�M�rev ���fck�+ |Memif@0 ti,emif-4d� co !6IR�dsp ti,omap4-dsp `�k�d �cromap4-dsp-fw.xe64T���'okay������ipu@55020000 ti,omap4-ipu�U�l2ramk�44 ��romap4-ipu-fw.xem3���'okay�������target-module@4b501000ti,sysc-omap2ti,sysc�KP�KP�KP��revsyscsyss,�9 �~�fck+ |KPaes@0 ti,omap4-aes�� cU�ontxrxtarget-module@4b701000ti,sysc-omap2ti,sysc�Kp�Kp�Kp��revsyscsyss,�9 �~�fck+ |Kpaes@0 ti,omap4-aes�� c@�rqtxrxtarget-module@4b100000ti,sysc-omap3-shamti,sysc�KKK�revsyscsyss, �9 �~(�fck+ |Ksham@0ti,omap4-sham� c3�wrxregulator-abb-mpu ti,abb-v2abb_mpu+����2�'okay�J0{�J0`�base-addressint-addressx���O���1�regulator-abb-iva ti,abb-v2abb_iva+����2� 'disabled�J0{�J0`�base-addressint-addresstarget-module@56000000ti,sysc-omap4ti,sysc�V�V� �revsysc��n� ���fck+ |V���}O���target-module@58000000ti,sysc-omap2ti,sysc�XX �revsyss9n�0��� � � �fckhdmi_clksys_clktv_clk+ |Xdss@0 ti,omap4-dss��'okay ���fck+ |target-module@1000ti,sysc-omap2ti,sysc��revsyscsyss � �,9���  �fcksys_clk+ |dispc@0ti,omap4-dispc� c ���fcktarget-module@2000ti,sysc-omap2ti,sysc�   �revsyscsyss �,9���  �fcksys_clk+ | encoder@0� 'disabled��N�fckicktarget-module@3000ti,sysc-omap2ti,sysc�0�rev �� �sys_clk+ |0encoder@0ti,omap4-venc� 'disabled �� �fcktarget-module@4000ti,sysc-omap2ti,sysc�@@@�revsyscsyss �,9+ |@encoder@0 ti,omap4-dsi�@ �protophypll c5 'disabled���  �fcksys_clk+target-module@5000ti,sysc-omap2ti,sysc�PPP�revsyscsyss �,9+ |Pencoder@0 ti,omap4-dsi�@ �protophypll cT'okay���  �fcksys_clk+��target-module@6000ti,sysc-omap4ti,sysc�`` �revsysc�,�� � �fckdss_clk+ |` encoder@0ti,omap4-hdmi ��wppllphycore ce'okay�� �  �fcksys_clk�L audio_tx�portendpoint��portendpoint��target-module@5a000000ti,sysc-omap4ti,sysc�Z�Z� �revsysc � �n��rstctrl ���fck+|ZZ[[iva ti,ivahdbandgap@4a002260�J"`J#,ti,omap4430-bandgap *�0�thermal-zonescpu_thermalF�\�j�zN tripscpu_alert������passive�cpu_crit��H�� �criticalcooling-mapsmap0�� ����������lpddr2#elpida,ECB240ABACNjedec,lpddr2-s4�� �����    - : I�lpddr2-timings@0jedec,lpddr2-timings V��� _ׄ hR nFP s:� w� �' �L �L �L �:� �| ��P �_� �~@ �B@ �p �plpddr2-timings@1jedec,lpddr2-timings V��� _ �� hR nFP s:� w� �' �' �L �L �:� �| ��P �_� �~@ �B@ �p �pmemory@80000000�memoryր@reserved-memory+|dsp-memory@98000000shared-dma-pool֘� �'okay�ipu-memory@98800000shared-dma-pool֘� �'okay�leds gpio-leds�default��heartbeat �pandaboard::status1 *� �heartbeatmmc �pandaboard::status2 *� �mmc0gpio_keys gpio-keys�default��buttonS2 �button S2 *z  soundti,abe-twl6040 PandaBoard $I� 1� :�� EHeadset StereophoneHSOLHeadset StereophoneHSORExt SpkHFLExt SpkHFRLine OutAUXLLine OutAUXRHSMICHeadset MicHeadset MicHeadset Mic BiasAFMLLine InAFMRLine Inhsusb1_power_regregulator-fixed hsusb1_vbus2Z�,2Z� �� Vp�v g�hsusb1_phyusb-nop-xceiv y�� ���1 �main_clk.$�bwl12xx_vmmc�default��regulator-fixedvwl1271w@,w@ ��  Vp��encoder0 ti,tfp410 ��ports+port@0�endpoint��port@1�endpoint��connector0dvi-connector �dvi � ��portendpoint��encoder1 ti,tpd12s015$*�� �ports+port@0�endpoint��port@1�endpoint��connector1hdmi-connector �hdmi�aportendpoint�� compatibleinterrupt-parent#address-cells#size-cellsstdout-pathi2c0i2c1i2c2i2c3mmc0mmc1mmc2mmc3mmc4serial0serial1serial2serial3rproc0rproc1display0display1ethernetdevice_typenext-level-cacheregclocksclock-namesclock-latencyoperating-points#cooling-cellsphandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptspower-domainsrangesreg-namesti,sysc-sidle#clock-cellsclock-output-namesti,index-starts-at-oneti,bit-shiftclock-multclock-divti,max-divti,dividers#power-domain-cells#reset-cellsti,sysc-maskti,syss-maskti,gpio-always-ongpio-controller#gpio-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parents#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsstatusclock-frequencyti,autoidle-shiftti,invert-autoidle-bitti,index-power-of-twoassigned-clock-ratesti,clock-divti,clock-multti,sysc-midle#dma-cellsdma-channelsdma-requestsinterrupt-namesport1-moderemote-wakeup-connectedphysresetsreset-names#iommu-cellsusb-phyphy-namesmultipointnum-epsram-bitsctrl-moduleinterface-typepower#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rx#hwlock-cellspinctrl-namespinctrl-0sysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,sysc-delay-usinterrupts-extendedti,timer-pwmregulator-always-onusb-supply#pwm-cells#io-channel-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highti,buffer-sizedmasdma-namesti,spi-num-csti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthnon-removablecap-power-off-cardref-clock-frequencysramop-modeserial-dirti,timer-dspti,no-idle-on-initgpmc,num-csgpmc,num-waitpinsti,iommu-bus-err-backphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertcs1-useddevice-handleti,bootregiommusfirmware-namemboxesmemory-regionti,timersti,watchdog-timersti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdd-supplyvdda-supplyremote-endpointdata-linesgpios#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicedensityio-widthtRPab-min-tcktRCD-min-tcktWR-min-tcktRASmin-min-tcktRRD-min-tcktWTR-min-tcktXP-min-tcktRTP-min-tcktCKE-min-tcktCKESR-min-tcktFAW-min-tckmin-freqmax-freqtRPabtRCDtWRtRAS-mintRRDtWTRtXPtRTPtCKESRtDQSCK-maxtFAWtZQCStZQCLtZQinittRAS-max-nstDQSCK-max-deratedreusablelabellinux,default-triggerlinux,codewakeup-sourceti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingstartup-delay-usregulator-boot-onreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-bus