� ��(8�( rd0ti,omap3-gta04ti,omap3630ti,omap36xxti,omap3 +7Goldelico GTA04A5/Letux 2804chosen=/ocp@68000000/serial@49020000aliasesI/ocp@68000000/i2c@48070000N/ocp@68000000/i2c@48072000S/ocp@68000000/i2c@48060000X/ocp@68000000/mmc@4809c000]/ocp@68000000/mmc@480b4000b/ocp@68000000/serial@4806a000j/ocp@68000000/serial@4806c000r/ocp@68000000/serial@49020000z/ocp@68000000/serial@49042000�/spi/td028ttec1@0 �/connectorcpus+cpu@0arm,cortex-a8�cpu���cpu��������pmu@54000000arm,cortex-a8-pmu�T�debugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus� +  pinmux@30 ti,omap3-padconfpinctrl-single�08+#2CXv��default���pinmux_hsusb2_pins0�� � � � � � �pinmux_uart1_pins�RL��pinmux_uart2_pins�JH��pinmux_uart3_pins�np��pinmux_mmc1_pins0���backlight_pins_pinmux���*pinmux_dss_dpi_pins�������������������������������pinmux_gps_pins�F ��hdq_pins����pinmux_bmp085_pins�pinmux_bma180_pins� pinmux_itg3200_pins��pinmux_hmc5843_pins�pinmux_penirq_pins�d��pinmux_camera_pins�������������������� pinmux_mcbsp1_pins0�\^`bfh�pinmux_mcbsp2_pins � �pinmux_mcbsp3_pins �<>@B�pinmux_mcbsp4_pins�TVZ� pinmux_twl4030_pins��A��pinmux_bt_pins�6pinmux_wlan_pins�8�1pinmux_wlan_irq_pin�:�pinmux_irda��pinmux_pps_pins��2scm_conf@270sysconsimple-bus�p0+ p0�pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap���pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-����clocks+clock@68 ti,clksel�hclock-mcbsp5-mux-fckti,composite-mux-clockmcbsp5_mux_fck� %� clock-mcbsp3-mux-fckti,composite-mux-clockmcbsp3_mux_fck� �clock-mcbsp4-mux-fckti,composite-mux-clockmcbsp4_mux_fck� %�mcbsp5_fckti,composite-clock� � clock@4 ti,clksel�clock-mcbsp1-mux-fckti,composite-mux-clockmcbsp1_mux_fck� %�clock-mcbsp2-mux-fckti,composite-mux-clockmcbsp2_mux_fck� %�mcbsp1_fckti,composite-clock� �mcbsp2_fckti,composite-clock��mcbsp3_fckti,composite-clock��mcbsp4_fckti,composite-clock��clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+#2CXv�pinmux_gpio1_pins�AA��pinmux_twl4030_vpins ���target-module@480a6000ti,sysc-omap2ti,sysc�H `DH `HH `L2revsyscsyss< IW��ick+ H ` aes1@0 ti,omap3-aes�Pd  itxrxtarget-module@480c5000ti,sysc-omap2ti,sysc�H PDH PHH PL2revsyscsyss< IW��ick+ H P aes2@0 ti,omap3-aes�PdABitxrxprm@48306000 ti,omap3-prm�H0`@ clocks+virt_16_8m_ck fixed-clocksY�osc_sys_ck@d40 ti,mux-clock�� @�sys_ck@1270ti,divider-clock�%��p��#sys_clkout1@d70ti,gate-clock�� p%dpll3_x2_ckfixed-factor-clock���dpll3_m2x2_ckfixed-factor-clock� ���"dpll4_x2_ckfixed-factor-clock�!��corex2_fckfixed-factor-clock�"���$wkup_l4_ickfixed-factor-clock�#���ccorex2_d3_fckfixed-factor-clock�$����corex2_d5_fckfixed-factor-clock�$����clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk fixed-clocksomap_32k_fck fixed-clocks��Ivirt_12m_ck fixed-clocks��virt_13m_ck fixed-clocks�]@�virt_19200000_ck fixed-clocks$��virt_26000000_ck fixed-clocks����virt_38_4m_ck fixed-clocksI��dpll4_ck@d00ti,omap3-dpll-per-j-type-clock�##� D 0�!dpll4_m2_ck@d48ti,divider-clock�!�?� H��%dpll4_m2x2_mul_ckfixed-factor-clock�%���&dpll4_m2x2_ck@d00ti,hsdiv-gate-clock�&%� ��'omap_96m_alwon_fckfixed-factor-clock�'���3dpll3_ck@d00ti,omap3-dpll-core-clock�##� @ 0�clock@1140 ti,clksel�@clock-dpll3-m3ti,divider-clock dpll3_m3_ck�%���-clock-dpll4-m6ti,divider-clock dpll4_m6_ck�!%�?��?clock-emu-src-mux ti,mux-clockemu_src_mux_ck�#()*�wclock-pclk-fckti,divider-clock pclk_fck�+%��clock-pclkx2-fckti,divider-clock pclkx2_fck�+%��clock-atclk-fckti,divider-clock atclk_fck�+%��clock-traceclk-src-fck ti,mux-clocktraceclk_src_fck�#()*%�,clock-traceclk-fckti,divider-clock traceclk_fck�,% ��dpll3_m3x2_mul_ckfixed-factor-clock�-���.dpll3_m3x2_ck@d00ti,hsdiv-gate-clock�.% � ��/emu_core_alwon_ckfixed-factor-clock�/���(sys_altclk fixed-clocks�6mcbsp_clks fixed-clocks� core_ckfixed-factor-clock� ���0dpll1_fck@940ti,divider-clock�0%�� @��1dpll1_ck@904ti,omap3-dpll-clock�#1�  $ @ 4�dpll1_x2_ckfixed-factor-clock����2dpll1_x2m2_ck@944ti,divider-clock�2�� D��Fcm_96m_fckfixed-factor-clock�3���4clock@d40 ti,clksel� @clock-dpll3-m2ti,divider-clock dpll3_m2_ck�%��� clock-omap-96m-fck ti,mux-clock omap_96m_fck�4#%�Zclock-omap-54m-fck ti,mux-clock omap_54m_fck�56%�Bclock-omap-48m-fck ti,mux-clock omap_48m_fck�76%�:clock@e40 ti,clksel�@clock-dpll4-m3ti,divider-clock dpll4_m3_ck�!%� ��8clock-dpll4-m4ti,divider-clock dpll4_m4_ck�!���;dpll4_m3x2_mul_ckfixed-factor-clock�8���9dpll4_m3x2_ck@d00ti,hsdiv-gate-clock�9%� ��5cm_96m_d2_fckfixed-factor-clock�4���7omap_12m_fckfixed-factor-clock�:���[dpll4_m4x2_mul_ckti,fixed-factor-clock�;����<dpll4_m4x2_ck@d00ti,gate-clock�<%� ���_dpll4_m5_ck@f40ti,divider-clock�!�?�@��=dpll4_m5x2_mul_ckti,fixed-factor-clock�=����>dpll4_m5x2_ck@d00ti,hsdiv-gate-clock�>%� ���{dpll4_m6x2_mul_ckfixed-factor-clock�?���@dpll4_m6x2_ck@d00ti,hsdiv-gate-clock�@%� ��Aemu_per_alwon_ckfixed-factor-clock�A���)clock@d70 ti,clksel� pclock-clkout2-src-gate ti,composite-no-wait-gate-clockclkout2_src_gate_ck�0%�Dclock-clkout2-src-muxti,composite-mux-clockclkout2_src_mux_ck�0#4B�Eclock-sys-clkout2ti,divider-clock sys_clkout2�C%�@�clkout2_src_ckti,composite-clock�DE�Cmpu_ckfixed-factor-clock�F���Garm_fck@924ti,divider-clock�G� $�emu_mpu_alwon_ckfixed-factor-clock�G���*clock@a40 ti,clksel� @clock-l3-ickti,divider-clockl3_ick�0���Hclock-l4-ickti,divider-clockl4_ick�H%���Jclock-gpt10-mux-fckti,composite-mux-clockgpt10_mux_fck�I#%�Wclock-gpt11-mux-fckti,composite-mux-clockgpt11_mux_fck�I#%�Yclock-ssi-ssr-div-fck-3430es2ti,composite-divider-clockssi_ssr_div_fck_3430es2�$%$��clock@c40 ti,clksel� @clock-rm-ickti,divider-clockrm_ick�J%��clock-gpt1-mux-fckti,composite-mux-clock gpt1_mux_fck�I#�bclock-usim-mux-fckti,composite-mux-clock usim_mux_fck(�#KLMNOPQRS%���clock@a00 ti,clksel� clock-gpt10-gate-fckti,composite-gate-clockgpt10_gate_fck�#% �Vclock-gpt11-gate-fckti,composite-gate-clockgpt11_gate_fck�#% �Xclock-mmchs2-fckti,wait-gate-clock mmchs2_fck�%��clock-mmchs1-fckti,wait-gate-clock mmchs1_fck�%��clock-i2c3-fckti,wait-gate-clock i2c3_fck�%��clock-i2c2-fckti,wait-gate-clock i2c2_fck�%��clock-i2c1-fckti,wait-gate-clock i2c1_fck�%��clock-mcbsp5-gate-fckti,composite-gate-clockmcbsp5_gate_fck� % � clock-mcbsp1-gate-fckti,composite-gate-clockmcbsp1_gate_fck� % � clock-mcspi4-fckti,wait-gate-clock mcspi4_fck�T%��clock-mcspi3-fckti,wait-gate-clock mcspi3_fck�T%��clock-mcspi2-fckti,wait-gate-clock mcspi2_fck�T%��clock-mcspi1-fckti,wait-gate-clock mcspi1_fck�T%��clock-uart2-fckti,wait-gate-clock uart2_fck�T%��clock-uart1-fckti,wait-gate-clock uart1_fck�T% ��clock-hdq-fckti,wait-gate-clockhdq_fck�U%��clock-modem-fckti,omap3-interface-clock modem_fck�#%��clock-mspro-fckti,wait-gate-clock mspro_fck�%clock-ssi-ssr-gate-fck-3430es2 ti,composite-no-wait-gate-clockssi_ssr_gate_fck_3430es2�$%�clock-mmchs3-fckti,wait-gate-clock mmchs3_fck�%��gpt10_fckti,composite-clock�VWgpt11_fckti,composite-clock�XYcore_96m_fckfixed-factor-clock�Z���core_48m_fckfixed-factor-clock�:���Tcore_12m_fckfixed-factor-clock�[���Ucore_l3_ickfixed-factor-clock�H���\clock@a10 ti,clksel� clock-sdrc-ickti,wait-gate-clock sdrc_ick�\%��clock-mmchs2-ickti,omap3-interface-clock mmchs2_ick�]%��clock-mmchs1-ickti,omap3-interface-clock mmchs1_ick�]%��clock-hdq-ickti,omap3-interface-clockhdq_ick�]%��clock-mcspi4-ickti,omap3-interface-clock mcspi4_ick�]%��clock-mcspi3-ickti,omap3-interface-clock mcspi3_ick�]%��clock-mcspi2-ickti,omap3-interface-clock mcspi2_ick�]%��clock-mcspi1-ickti,omap3-interface-clock mcspi1_ick�]%��clock-i2c3-ickti,omap3-interface-clock i2c3_ick�]%��clock-i2c2-ickti,omap3-interface-clock i2c2_ick�]%��clock-i2c1-ickti,omap3-interface-clock i2c1_ick�]%��clock-uart2-ickti,omap3-interface-clock uart2_ick�]%��clock-uart1-ickti,omap3-interface-clock uart1_ick�]% ��clock-gpt11-ickti,omap3-interface-clock gpt11_ick�]% ��clock-gpt10-ickti,omap3-interface-clock gpt10_ick�]% ��clock-mcbsp5-ickti,omap3-interface-clock mcbsp5_ick�]% ��clock-mcbsp1-ickti,omap3-interface-clock mcbsp1_ick�]% ��clock-omapctrl-ickti,omap3-interface-clock omapctrl_ick�]%��clock-aes2-ickti,omap3-interface-clock aes2_ick�]%�clock-sha12-ickti,omap3-interface-clock sha12_ick�]%��clock-icr-ickti,omap3-interface-clockicr_ick�]%clock-des2-ickti,omap3-interface-clock des2_ick�]%clock-mspro-ickti,omap3-interface-clock mspro_ick�]%clock-mailboxes-ickti,omap3-interface-clockmailboxes_ick�]%clock-sad2d-ickti,omap3-interface-clock sad2d_ick�H%��clock-hsotgusb-ick-3430es2"ti,omap3-hsotgusb-interface-clockhsotgusb_ick_3430es2�\%��clock-ssi-ick-3430es2ti,omap3-ssi-interface-clockssi_ick_3430es2�^%�clock-mmchs3-ickti,omap3-interface-clock mmchs3_ick�]%��gpmc_fckfixed-factor-clock�\��core_l4_ickfixed-factor-clock�J���]clock@e00 ti,clksel�clock-dss-tv-fckti,gate-clock dss_tv_fck�B%��clock-dss-96m-fckti,gate-clock dss_96m_fck�Z%��clock-dss2-alwon-fckti,gate-clockdss2_alwon_fck�#%��clock-dss1-alwon-fck-3430es2ti,dss-gate-clockdss1_alwon_fck_3430es2�_%���dummy_ck fixed-clocksclock@c00 ti,clksel� clock-gpt1-gate-fckti,composite-gate-clockgpt1_gate_fck�#%�aclock-gpio1-dbckti,gate-clock gpio1_dbck�`%��clock-wdt2-fckti,wait-gate-clock wdt2_fck�`%��clock-sr1-fckti,wait-gate-clocksr1_fck�#%�clock-sr2-fckti,wait-gate-clocksr2_fck�#%�clock-usim-gate-fckti,composite-gate-clockusim_gate_fck�Z% ��gpt1_fckti,composite-clock�ab� wkup_32k_fckfixed-factor-clock�I���`clock@c10 ti,clksel� clock-wdt2-ickti,omap3-interface-clock wdt2_ick�c%��clock-wdt1-ickti,omap3-interface-clock wdt1_ick�c%��clock-gpio1-ickti,omap3-interface-clock gpio1_ick�c%��clock-omap-32ksync-ickti,omap3-interface-clockomap_32ksync_ick�c%��clock-gpt12-ickti,omap3-interface-clock gpt12_ick�c%��clock-gpt1-ickti,omap3-interface-clock gpt1_ick�c%��clock-usim-ickti,omap3-interface-clock usim_ick�c% ��per_96m_fckfixed-factor-clock�3��� per_48m_fckfixed-factor-clock�:���dclock@1000 ti,clksel�clock-uart3-fckti,wait-gate-clock uart3_fck�d% ��clock-gpt2-gate-fckti,composite-gate-clockgpt2_gate_fck�#%�fclock-gpt3-gate-fckti,composite-gate-clockgpt3_gate_fck�#%�hclock-gpt4-gate-fckti,composite-gate-clockgpt4_gate_fck�#%�jclock-gpt5-gate-fckti,composite-gate-clockgpt5_gate_fck�#%�lclock-gpt6-gate-fckti,composite-gate-clockgpt6_gate_fck�#%�nclock-gpt7-gate-fckti,composite-gate-clockgpt7_gate_fck�#%�pclock-gpt8-gate-fckti,composite-gate-clockgpt8_gate_fck�#% �rclock-gpt9-gate-fckti,composite-gate-clockgpt9_gate_fck�#% �tclock-gpio6-dbckti,gate-clock gpio6_dbck�e%��clock-gpio5-dbckti,gate-clock gpio5_dbck�e%��clock-gpio4-dbckti,gate-clock gpio4_dbck�e%��clock-gpio3-dbckti,gate-clock gpio3_dbck�e%��clock-gpio2-dbckti,gate-clock gpio2_dbck�e% ��clock-wdt3-fckti,wait-gate-clock wdt3_fck�e% ��clock-mcbsp2-gate-fckti,composite-gate-clockmcbsp2_gate_fck� %�clock-mcbsp3-gate-fckti,composite-gate-clockmcbsp3_gate_fck� %�clock-mcbsp4-gate-fckti,composite-gate-clockmcbsp4_gate_fck� %�clock-uart4-fckti,wait-gate-clock uart4_fck�d%��clock@1040 ti,clksel�@clock-gpt2-mux-fckti,composite-mux-clock gpt2_mux_fck�I#�gclock-gpt3-mux-fckti,composite-mux-clock gpt3_mux_fck�I#%�iclock-gpt4-mux-fckti,composite-mux-clock gpt4_mux_fck�I#%�kclock-gpt5-mux-fckti,composite-mux-clock gpt5_mux_fck�I#%�mclock-gpt6-mux-fckti,composite-mux-clock gpt6_mux_fck�I#%�oclock-gpt7-mux-fckti,composite-mux-clock gpt7_mux_fck�I#%�qclock-gpt8-mux-fckti,composite-mux-clock gpt8_mux_fck�I#%�sclock-gpt9-mux-fckti,composite-mux-clock gpt9_mux_fck�I#%�ugpt2_fckti,composite-clock�fg� gpt3_fckti,composite-clock�higpt4_fckti,composite-clock�jkgpt5_fckti,composite-clock�lmgpt6_fckti,composite-clock�nogpt7_fckti,composite-clock�pqgpt8_fckti,composite-clock�rsgpt9_fckti,composite-clock�tuper_32k_alwon_fckfixed-factor-clock�I���eper_l4_ickfixed-factor-clock�J���vclock@1010 ti,clksel�clock-gpio6-ickti,omap3-interface-clock gpio6_ick�v%��clock-gpio5-ickti,omap3-interface-clock gpio5_ick�v%��clock-gpio4-ickti,omap3-interface-clock gpio4_ick�v%��clock-gpio3-ickti,omap3-interface-clock gpio3_ick�v%��clock-gpio2-ickti,omap3-interface-clock gpio2_ick�v% ��clock-wdt3-ickti,omap3-interface-clock wdt3_ick�v% ��clock-uart3-ickti,omap3-interface-clock uart3_ick�v% ��clock-uart4-ickti,omap3-interface-clock uart4_ick�v%��clock-gpt9-ickti,omap3-interface-clock gpt9_ick�v% ��clock-gpt8-ickti,omap3-interface-clock gpt8_ick�v% ��clock-gpt7-ickti,omap3-interface-clock gpt7_ick�v%��clock-gpt6-ickti,omap3-interface-clock gpt6_ick�v%��clock-gpt5-ickti,omap3-interface-clock gpt5_ick�v%��clock-gpt4-ickti,omap3-interface-clock gpt4_ick�v%��clock-gpt3-ickti,omap3-interface-clock gpt3_ick�v%��clock-gpt2-ickti,omap3-interface-clock gpt2_ick�v%��clock-mcbsp2-ickti,omap3-interface-clock mcbsp2_ick�v%��clock-mcbsp3-ickti,omap3-interface-clock mcbsp3_ick�v%��clock-mcbsp4-ickti,omap3-interface-clock mcbsp4_ick�v%��emu_src_ckti,clkdm-gate-clock�w�+secure_32k_fck fixed-clocks��xgpt12_fckfixed-factor-clock�x��� wdt1_fckfixed-factor-clock�x��security_l4_ick2fixed-factor-clock�J���yclock@a14 ti,clksel� clock-aes1-ickti,omap3-interface-clock aes1_ick�y%�clock-rng-ickti,omap3-interface-clockrng_ick�y%�clock-sha11-ickti,omap3-interface-clock sha11_ick�y%clock-des1-ickti,omap3-interface-clock des1_ick�y%clock-pka-ickti,omap3-interface-clockpka_ick�z%clock@f00 ti,clksel�clock-cam-mclkti,gate-clock cam_mclk�{%�clock-csi2-96m-fckti,gate-clock csi2_96m_fck�%��cam_ick@f10!ti,omap3-no-wait-interface-clock�J�%��security_l3_ickfixed-factor-clock�H���zssi_l4_ickfixed-factor-clock�J���^sr_l4_ickfixed-factor-clock�J��dpll2_fck@40ti,divider-clock�0%��@��|dpll2_ck@4ti,omap3-dpll-clock�#|�$@4 2:�}dpll2_m2_ck@44ti,divider-clock�}��D��~iva2_ck@0ti,wait-gate-clock�~�%��clock@a18 ti,clksel� clock-mad2d-ickti,omap3-interface-clock mad2d_ick�H%��clock-usbtll-ickti,omap3-interface-clock usbtll_ick�]%��ssi_ssr_fck_3430es2ti,composite-clock����ssi_sst_fck_3430es2fixed-factor-clock�����sys_d2_ckfixed-factor-clock�#���Komap_96m_d2_fckfixed-factor-clock�Z���Lomap_96m_d4_fckfixed-factor-clock�Z���Momap_96m_d8_fckfixed-factor-clock�Z���Nomap_96m_d10_fckfixed-factor-clock�Z�� �Odpll5_m2_d4_ckfixed-factor-clock�����Pdpll5_m2_d8_ckfixed-factor-clock�����Qdpll5_m2_d16_ckfixed-factor-clock�����Rdpll5_m2_d20_ckfixed-factor-clock�����Susim_fckti,composite-clock���dpll5_ck@d04ti,omap3-dpll-clock�##�  $ L 4 2��dpll5_m2_ck@d50ti,divider-clock���� P���sgx_gate_fck@b00ti,composite-gate-clock�0%� ��core_d3_ckfixed-factor-clock�0����core_d4_ckfixed-factor-clock�0����core_d6_ckfixed-factor-clock�0����omap_192m_alwon_fckfixed-factor-clock�'����core_d2_ckfixed-factor-clock�0����sgx_mux_fck@b40ti,composite-mux-clock ����4����� @��sgx_fckti,composite-clock����sgx_ick@b10ti,wait-gate-clock�H� %��cpefuse_fck@a08ti,gate-clock�#� %��ts_fck@a08ti,gate-clock�I� %��usbtll_fck@a08ti,wait-gate-clock��� %��dss_ick_3430es2@e10ti,omap3-dss-interface-clock�J�%��usbhost_120m_fck@1400ti,gate-clock���%��usbhost_48m_fck@1400ti,dss-gate-clock�:�%��usbhost_ick@1410ti,omap3-dss-interface-clock�J�%��clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainl����������������������������emu_clkdmti,clockdomain�+dpll4_clkdmti,clockdomain�!wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain��������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�}d2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����target-module@48320000ti,sysc-omap2ti,sysc�H2H2 2revsyscI�`��fckick+ H2counter@0ti,omap-counter32k� interrupt-controller@48200000ti,omap3-intcC2�H �target-module@48056000ti,sysc-omap2ti,sysc�H`H`,H`(2revsyscsyss<# N IW�\�ick+ H`dma-controller@0ti,omap3630-sdmati,omap-sdma� \g t`�gpio@48310000ti,omap3-gpio�H1gpio1���C2�default��� gpio@49050000ti,omap3-gpio�Igpio2��C2gpio@49052000ti,omap3-gpio�I gpio3��C2gpio@49054000ti,omap3-gpio�I@ gpio4��C2�3gpio@49056000ti,omap3-gpio�I`!gpio5��C2��irda-en-hog���gpio@49058000ti,omap3-gpio�I�"gpio6��C2��serial@4806a000ti,omap3-uart�H� �Hd12itxrxuart1s�l�default��serial@4806c000ti,omap3-uart�H��Id34itxrxuart2s�l�default��gnsswi2wi,w2sg0004�default�� ������serial@49020000ti,omap3-uart�I�J�nd56itxrxuart3s�l�default��i2c@48070000 ti,omap3-i2c�H�8+i2c1s'�@twl@48�H ���fck ti,twl4030C2�default���audioti,twl4030-audiocodecpowerti,twl4030-power-idle)rtcti,twl4030-rtc bciti,twl4030-bci D�R� ^vaco0�{�watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1�&%��-��regulator-vaux2ti,twl4030-vaux2�*���*���regulator-vaux3ti,twl4030-vaux3�&%��&%�regulator-vaux4ti,twl4030-vaux4�*���0�regulator-vdd1ti,twl4030-vdd1� '�� �regulator-vdacti,twl4030-vdac�w@�w@�regulator-vioti,twl4030-vio��regulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0���regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5��regulator-vusb1v8ti,twl4030-vusb1v8��regulator-vusb3v1ti,twl4030-vusb3v1��regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@��regulator-vsimti,twl4030-vsim�*���0���gpioti,twl4030-gpio��C2�����"twl4030-usbti,twl4030-usb ���������pwmti,twl4030-pwm�pwmledti,twl4030-pwmled�pwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad�  disabledmadcti,twl4030-madc%��i2c@48072000 ti,omap3-i2c�H �9+i2c2s�tca6507@45 ti,tca6507+�E��led@07gta04:red:aux�led@17gta04:green:aux�led@37gta04:red:power� =default-onled@47gta04:green:power�led@6�gpiotsc2007@48 ti,tsc2007�H�default�� � ��SXc�v������ �m24lr64@50 atmel,24c64�Pbmg160@69 bosch,bmg160�ibmc150@10bosch,bmc150_accel�bmc150@12bosch,bmc150_magn�bme280@76 bosch,bme280�v���i2c@48060000 ti,omap3-i2c�H�=+i2c3s��mailbox@48094000ti,omap3-mailboxmailbox�H @/mbox-dsp A Lspi@48098000ti,omap2-mcspi�H �A+mcspi1W@d#$%&'()* itx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi�H �B+mcspi2W d+,-.itx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H �[+mcspi3W ditx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H �0+mcspi4WdFGitx0rx01w@480b2000 ti,omap3-1w�H :hdq1w�default��mmc@4809c000ti,omap3-hsmmc�H �Smmc1ed=>itxrxr��default������mmc@480b4000ti,omap3-hsmmc�H @Vmmc2d/0itxrx������default�+wlcore@2 ti,wl1837� � ����mmc@480ad000ti,omap3-hsmmc�H �^mmc3dMNitxrx disabledmmu@480bd400�ti,omap2-iommu�H ��mmu_isp��mmu@5d000000�ti,omap2-iommu�]�mmu_iva disabledwdt@48314000 ti,omap3-wdt�H1@� wd_timer2mcbsp@48074000ti,omap3-mcbsp�H@�2mpu ;< �commontxrx�mcbsp1d itxrx��fckokay�default�target-module@480a0000ti,sysc-omap2ti,sysc�H <H @H D2revsyscsyss<IW��ick+ H rng@0 ti,omap2-rng� 4mcbsp@49022000ti,omap3-mcbsp�I �I�� 2mpusidetone>?�commontxrxsidetonemcbsp2mcbsp2_sidetoned!"itxrx���fckickokay�default��!mcbsp@49024000ti,omap3-mcbsp�I@�I�� 2mpusidetoneYZ�commontxrxsidetone�mcbsp3mcbsp3_sidetoneditxrx���fckickokay�default�mcbsp@49026000ti,omap3-mcbsp�I`�2mpu 67 �commontxrx�mcbsp4ditxrx��fckokay�default� �$mcbsp@48096000ti,omap3-mcbsp�H `�2mpu QR �commontxrx�mcbsp5ditxrx� �fck disabledsham@480c3000ti,omap3-shamsham�H 0d1dEirxtarget-module@48318000ti,sysc-omap2-timerti,sysc�H1�H1�H1�2revsyscsyss<' IW� ��fckick+ H1�$8timer@0ti,omap3430-timer��� �fck%CR bItarget-module@49032000ti,sysc-omap2-timerti,sysc�I I I 2revsyscsyss<' IW� ��fckick+ I timer@0ti,omap3430-timer�&timer@49034000ti,omap3430-timer�I@'timer3timer@49036000ti,omap3430-timer�I`(timer4timer@49038000ti,omap3430-timer�I�)timer5ytimer@4903a000ti,omap3430-timer�I�*timer6ytimer@4903c000ti,omap3430-timer�I�+timer7ytimer@4903e000ti,omap3430-timer�I�,timer8�ytimer@49040000ti,omap3430-timer�I-timer9�timer@48086000ti,omap3430-timer�H`.timer10�timer@48088000ti,omap3430-timer�H�/timer11��+target-module@48304000ti,sysc-omap2-timerti,sysc�H0@H0@H0@2revsyscsyss<' IW� ��fckick+ H0@timer@0ti,omap3430-timer�_C�usbhstll@48062000 ti,usbhs-tll�H N usb_tll_hsusbhshost@48064000ti,usbhs-host�H@ usb_host_hs+ �ehci-phyohci@48064400ti,ohci-omap3�HDL�ehci@48064800 ti,ehci-omap�HHM�gpmc@6e000000ti,omap3430-gpmcgpmc�n�dirxtx��+C2��0�nand@0,0ti,omap2-nand � �ham1 �+#1,C,Ud"w,�6�(�@�R�R�(� x-loader@0 7X-Loader�bootloaders@800007U-Boot�bootloaders_env@240000 7U-Boot Env�$kernel@2800007Kernel�(`filesystem@880000 7File System��usb_otg_hs@480ab000ti,omap3-musb�H �\]�mcdma usb_otg_hs   '  0 ?� Gusb2-phy� Q2dss@48050000 ti,omap3-dss�Hokay dss_core���fck+�default� Wdispc@48050400ti,omap3-dispc�H dss_dispc���fckencoder@4804fc00 ti,omap3-dsi�H�H�@H� 2protophypll disabled dss_dsi1��� �fcksys_clk+encoder@48050800ti,omap3-rfbi�H disabled dss_rfbi����fckickencoder@48050c00ti,omap3-venc�H okay dss_venc����fcktv_dac_clk�portendpoint g w ��-portendpoint g ��(ssi-controller@48058000 ti,omap3-ssissiokay�H�H�2sysgddG�gdd_mpu+ �� �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H�H�2txrxCDssi-port@4805b000ti,omap3-ssi-port�H�H�2txrxEFserial@49042000ti,omap3-uart�I PdQRitxrxuart4s�lregulator-abb-mpu ti,abb-v1 �abb_mpu_iva+�H0r�H0h2base-addressint-address ��# � �` �sO�7���pinmux@480025a0 ti,omap3-padconfpinctrl-single�H%�\+#2CXv��default�pinmux_hsusb2_2_pins0�PRT V X Z �spi_gpio_pinmux �8FHD�&isp@480bc000 ti,omap3-isp�H ��H � ��� �ports+port@0�endpoint � �  ) 6 C Obandgap@48002524�H%$ti,omap36xx-bandgap [�target-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_core�H �82sysc< I��fck+ H �smartreflex@0ti,omap3-smartreflex-core�target-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_iva�H �82sysc< I��fck+ H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva�target-module@50000000ti,sysc-omap4ti,sysc�P�P� 2revsysc N I���fckick+ Popp-tableoperating-points-v2-ti-cpu��opp50-300000000 q� xssssss ����� �opp100-600000000 q#�F xO�O�O�O�O�O� �����opp130-800000000 q/� x7�7�7�7�7�7� �����opp1g-1000000000 q;�� x������ �����opp_supplyti,omap-opp-supply ��thermal-zonescpu-thermal �� �� �N  �tripscpu_alert �8� ��passive�cpu_crit �_� � �criticalcooling-mapsmap0  ��������memory@80000000�memory�� fixedregulatorregulator-fixed�ldo_3v3�2Z��2Z����oscillator fixed-clocks�����gpio-keys gpio-keysaux-button7aux *� �  5antenna-detect gpio-keysgps-antenna-button 7GPS_EXT_ANT C *  �� � T  5soundti,omap-twl4030 fgta04 o! x"sound_telephonysimple-audio-card �GTA04 voice �# �# �i2s � simple-audio-card,cpu A$simple-audio-card,codec A%�#gsm_codecoption,gtm601�%spi spi-gpio+�default�& K  U  `  k  ttd028ttec1@0tpo,td028ttec1� ��� � � �'7lcdportendpoint g(�backlightpwm-backlight �)� �backlight, � (2<FPZd � �default�*�'dmtimer-pwmti,omap-dmtimer-pwm �+� ��)hsusb2_phyusb-nop-xceiv ���connectorcomposite-video-connector7tvportendpoint g,�.opa362 ti,opa362  ports+port@0�endpoint g-�port@1�endpoint g.�,wifi_pwrseqmmc-pwrseq-simplepinmux_mcbsp1@48002274pinctrl-single�H"t+ X v#�default�/pinmux_mcbsp1_devconf0_pins :�/pinmux_tv_out@480022d8pinctrl-single�H"�+ X v�#�default�0pinmux_tv_acbias_devconf1_pins :�0wlan_en_regulatorregulator-fixed�default�1�wlan-en-regulator�w@�w@ ��  Np _��pps pps-gpio�default�2 �3 compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2mmc0mmc1serial0serial1serial2serial3display0display1device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpio-hoggpiosoutput-highinterrupts-extendedsirf,onoff-gpioslna-supplyvcc-supplyti,enable-vibrati,ramp_delay_valueti,system-power-controllerbci3v1-supplyio-channelsio-channel-namesti,bb-uvoltti,bb-uampregulator-always-onti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnsstatus#io-channel-cellslabellinux,default-triggerti,x-plate-ohmstouchscreen-size-xtouchscreen-size-ytouchscreen-max-pressuretouchscreen-fuzz-xtouchscreen-fuzz-ytouchscreen-fuzz-pressuretouchscreen-inverted-yvdda-supplyvddd-supply#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthti,non-removablebroken-cdcap-power-off-cardref-clock-frequency#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsti,nand-ecc-optrb-gpiosnand-bus-widthgpmc,device-widthgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-off-nsgpmc,we-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,sync-clk-psmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyremote-endpointti,channelsti,invert-polaritydata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-typeti,isp-clock-divisorti,strobe-modedata-shifthsync-activevsync-activedata-activepclk-sample#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicelinux,codewakeup-sourcelinux,input-typedebounce-intervalti,modelti,mcbspti,jack-det-gpiosimple-audio-card,namesimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersimple-audio-card,formatsimple-audio-card,bitclock-inversionsimple-audio-card,frame-inversionsound-daisck-gpiosmiso-gpiosmosi-gpioscs-gpiosnum-chipselectsspi-max-frequencyspi-cpolspi-cphabacklightpwmspwm-namesbrightness-levelsdefault-brightness-levelti,timersti,clock-sourcereset-gpiosenable-gpiospinctrl-single,bit-per-muxpinctrl-single,bitsstartup-delay-usenable-active-high