� ���8�( cX,timll,omap3-devkit8000ti,omap3430ti,omap3 +,7TimLL OMAP3 Devkit8000 with 4.3'' LCD panelchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/display |/connector0 �/connector1cpus+cpu@0arm,cortex-a8�cpu���cpu������pmu@54000000arm,cortex-a8-pmu�T���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-bus� + � pinmux@30 ti,omap3-padconfpinctrl-single�08+&;Y�pinmux_twl4030_pinsv�A��pinmux_dss_dpi_pins�v������������������������������scm_conf@270sysconsimple-bus�p0+ �p0�pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap���pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-����clocks+clock@68 ti,clksel�h�clock-mcbsp5-mux-fck�ti,composite-mux-clock�mcbsp5_mux_fck��� clock-mcbsp3-mux-fck�ti,composite-mux-clock�mcbsp3_mux_fck��clock-mcbsp4-mux-fck�ti,composite-mux-clock�mcbsp4_mux_fck���mcbsp5_fck�ti,composite-clock� ��clock@4 ti,clksel��clock-mcbsp1-mux-fck�ti,composite-mux-clock�mcbsp1_mux_fck��� clock-mcbsp2-mux-fck�ti,composite-mux-clock�mcbsp2_mux_fck��� mcbsp1_fck�ti,composite-clock� ��mcbsp2_fck�ti,composite-clock� ��mcbsp3_fck�ti,composite-clock���mcbsp4_fck�ti,composite-clock���clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+&;Y�pinmux_twl4030_vpins v��target-module@480a6000ti,sysc-omap2ti,sysc�H `DH `HH `L�revsyscsyss "��ick+ �H ` aes1@0 ti,omap3-aes�P�/  4txrxtarget-module@480c5000ti,sysc-omap2ti,sysc�H PDH PHH PL�revsyscsyss "��ick+ �H P aes2@0 ti,omap3-aes�P�/AB4txrxprm@48306000 ti,omap3-prm�H0`@� clocks+virt_16_8m_ck� fixed-clock>Y�osc_sys_ck@d40� ti,mux-clock�� @�sys_ck@1270�ti,divider-clock��N�pY� sys_clkout1@d70�ti,gate-clock�� p�dpll3_x2_ck�fixed-factor-clock�p{dpll3_m2x2_ck�fixed-factor-clock�p{�dpll4_x2_ck�fixed-factor-clock�p{corex2_fck�fixed-factor-clock�p{�!wkup_l4_ick�fixed-factor-clock� p{�`corex2_d3_fck�fixed-factor-clock�!p{��corex2_d5_fck�fixed-factor-clock�!p{��clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk� fixed-clock>omap_32k_fck� fixed-clock>��Fvirt_12m_ck� fixed-clock>��virt_13m_ck� fixed-clock>�]@�virt_19200000_ck� fixed-clock>$��virt_26000000_ck� fixed-clock>����virt_38_4m_ck� fixed-clock>I��dpll4_ck@d00�ti,omap3-dpll-per-clock� � D 0�dpll4_m2_ck@d48�ti,divider-clock�N?� HY�"dpll4_m2x2_mul_ck�fixed-factor-clock�"p{�#dpll4_m2x2_ck@d00�ti,gate-clock�#�� ��$omap_96m_alwon_fck�fixed-factor-clock�$p{�0dpll3_ck@d00�ti,omap3-dpll-core-clock� � @ 0�clock@1140 ti,clksel�@�clock-dpll3-m3�ti,divider-clock �dpll3_m3_ck��NY�*clock-dpll4-m6�ti,divider-clock �dpll4_m6_ck��N?Y�<clock-emu-src-mux� ti,mux-clock�emu_src_mux_ck� %&'�tclock-pclk-fck�ti,divider-clock �pclk_fck�(�NYclock-pclkx2-fck�ti,divider-clock �pclkx2_fck�(�NYclock-atclk-fck�ti,divider-clock �atclk_fck�(�NYclock-traceclk-src-fck� ti,mux-clock�traceclk_src_fck� %&'��)clock-traceclk-fck�ti,divider-clock �traceclk_fck�)� NYdpll3_m3x2_mul_ck�fixed-factor-clock�*p{�+dpll3_m3x2_ck@d00�ti,gate-clock�+� � ��,emu_core_alwon_ck�fixed-factor-clock�,p{�%sys_altclk� fixed-clock>�3mcbsp_clks� fixed-clock>�core_ck�fixed-factor-clock�p{�-dpll1_fck@940�ti,divider-clock�-�N� @Y�.dpll1_ck@904�ti,omap3-dpll-clock� .�  $ @ 4�dpll1_x2_ck�fixed-factor-clock�p{�/dpll1_x2m2_ck@944�ti,divider-clock�/N� DY�Ccm_96m_fck�fixed-factor-clock�0p{�1clock@d40 ti,clksel� @�clock-dpll3-m2�ti,divider-clock �dpll3_m2_ck��NY�clock-omap-96m-fck� ti,mux-clock �omap_96m_fck�1 ��Wclock-omap-54m-fck� ti,mux-clock �omap_54m_fck�23��?clock-omap-48m-fck� ti,mux-clock �omap_48m_fck�43��7clock@e40 ti,clksel�@�clock-dpll4-m3�ti,divider-clock �dpll4_m3_ck��N Y�5clock-dpll4-m4�ti,divider-clock �dpll4_m4_ck�NY�8dpll4_m3x2_mul_ck�fixed-factor-clock�5p{�6dpll4_m3x2_ck@d00�ti,gate-clock�6�� ��2cm_96m_d2_fck�fixed-factor-clock�1p{�4omap_12m_fck�fixed-factor-clock�7p{�Xdpll4_m4x2_mul_ck�ti,fixed-factor-clock�8����9dpll4_m4x2_ck@d00�ti,gate-clock�9�� ���\dpll4_m5_ck@f40�ti,divider-clock�N?�@Y�:dpll4_m5x2_mul_ck�ti,fixed-factor-clock�:����;dpll4_m5x2_ck@d00�ti,gate-clock�;�� ���xdpll4_m6x2_mul_ck�fixed-factor-clock�<p{�=dpll4_m6x2_ck@d00�ti,gate-clock�=�� ��>emu_per_alwon_ck�fixed-factor-clock�>p{�&clock@d70 ti,clksel� p�clock-clkout2-src-gate� ti,composite-no-wait-gate-clock�clkout2_src_gate_ck�-��Aclock-clkout2-src-mux�ti,composite-mux-clock�clkout2_src_mux_ck�- 1?�Bclock-sys-clkout2�ti,divider-clock �sys_clkout2�@�N@�clkout2_src_ck�ti,composite-clock�AB�@mpu_ck�fixed-factor-clock�Cp{�Darm_fck@924�ti,divider-clock�D� $Nemu_mpu_alwon_ck�fixed-factor-clock�Dp{�'clock@a40 ti,clksel� @�clock-l3-ick�ti,divider-clock�l3_ick�-NY�Eclock-l4-ick�ti,divider-clock�l4_ick�E�NY�Gclock-gpt10-mux-fck�ti,composite-mux-clock�gpt10_mux_fck�F ��Tclock-gpt11-mux-fck�ti,composite-mux-clock�gpt11_mux_fck�F ��Vclock-ssi-ssr-div-fck-3430es2�ti,composite-divider-clock�ssi_ssr_div_fck_3430es2�!�$��}clock@c40 ti,clksel� @�clock-rm-ick�ti,divider-clock�rm_ick�G�NYclock-gpt1-mux-fck�ti,composite-mux-clock �gpt1_mux_fck�F �_clock-usim-mux-fck�ti,composite-mux-clock �usim_mux_fck(� HIJKLMNOP�Y��clock@a00 ti,clksel� �clock-gpt10-gate-fck�ti,composite-gate-clock�gpt10_gate_fck� � �Sclock-gpt11-gate-fck�ti,composite-gate-clock�gpt11_gate_fck� � �Uclock-mmchs2-fck�ti,wait-gate-clock �mmchs2_fck����clock-mmchs1-fck�ti,wait-gate-clock �mmchs1_fck����clock-i2c3-fck�ti,wait-gate-clock �i2c3_fck����clock-i2c2-fck�ti,wait-gate-clock �i2c2_fck����clock-i2c1-fck�ti,wait-gate-clock �i2c1_fck����clock-mcbsp5-gate-fck�ti,composite-gate-clock�mcbsp5_gate_fck�� �clock-mcbsp1-gate-fck�ti,composite-gate-clock�mcbsp1_gate_fck�� � clock-mcspi4-fck�ti,wait-gate-clock �mcspi4_fck�Q���clock-mcspi3-fck�ti,wait-gate-clock �mcspi3_fck�Q���clock-mcspi2-fck�ti,wait-gate-clock �mcspi2_fck�Q���clock-mcspi1-fck�ti,wait-gate-clock �mcspi1_fck�Q���clock-uart2-fck�ti,wait-gate-clock �uart2_fck�Q���clock-uart1-fck�ti,wait-gate-clock �uart1_fck�Q� ��clock-hdq-fck�ti,wait-gate-clock�hdq_fck�R���clock-modem-fck�ti,omap3-interface-clock �modem_fck� ���clock-mspro-fck�ti,wait-gate-clock �mspro_fck��clock-ssi-ssr-gate-fck-3430es2� ti,composite-no-wait-gate-clock�ssi_ssr_gate_fck_3430es2�!��|clock-mmchs3-fck�ti,wait-gate-clock �mmchs3_fck����gpt10_fck�ti,composite-clock�STgpt11_fck�ti,composite-clock�UVcore_96m_fck�fixed-factor-clock�Wp{�core_48m_fck�fixed-factor-clock�7p{�Qcore_12m_fck�fixed-factor-clock�Xp{�Rcore_l3_ick�fixed-factor-clock�Ep{�Yclock@a10 ti,clksel� �clock-sdrc-ick�ti,wait-gate-clock �sdrc_ick�Y���clock-mmchs2-ick�ti,omap3-interface-clock �mmchs2_ick�Z���clock-mmchs1-ick�ti,omap3-interface-clock �mmchs1_ick�Z���clock-hdq-ick�ti,omap3-interface-clock�hdq_ick�Z���clock-mcspi4-ick�ti,omap3-interface-clock �mcspi4_ick�Z���clock-mcspi3-ick�ti,omap3-interface-clock �mcspi3_ick�Z���clock-mcspi2-ick�ti,omap3-interface-clock �mcspi2_ick�Z���clock-mcspi1-ick�ti,omap3-interface-clock �mcspi1_ick�Z���clock-i2c3-ick�ti,omap3-interface-clock �i2c3_ick�Z���clock-i2c2-ick�ti,omap3-interface-clock �i2c2_ick�Z���clock-i2c1-ick�ti,omap3-interface-clock �i2c1_ick�Z���clock-uart2-ick�ti,omap3-interface-clock �uart2_ick�Z���clock-uart1-ick�ti,omap3-interface-clock �uart1_ick�Z� ��clock-gpt11-ick�ti,omap3-interface-clock �gpt11_ick�Z� ��clock-gpt10-ick�ti,omap3-interface-clock �gpt10_ick�Z� ��clock-mcbsp5-ick�ti,omap3-interface-clock �mcbsp5_ick�Z� ��clock-mcbsp1-ick�ti,omap3-interface-clock �mcbsp1_ick�Z� ��clock-omapctrl-ick�ti,omap3-interface-clock �omapctrl_ick�Z���clock-aes2-ick�ti,omap3-interface-clock �aes2_ick�Z��clock-sha12-ick�ti,omap3-interface-clock �sha12_ick�Z���clock-icr-ick�ti,omap3-interface-clock�icr_ick�Z�clock-des2-ick�ti,omap3-interface-clock �des2_ick�Z�clock-mspro-ick�ti,omap3-interface-clock �mspro_ick�Z�clock-mailboxes-ick�ti,omap3-interface-clock�mailboxes_ick�Z�clock-sad2d-ick�ti,omap3-interface-clock �sad2d_ick�E���clock-hsotgusb-ick-3430es2�"ti,omap3-hsotgusb-interface-clock�hsotgusb_ick_3430es2�Y���clock-ssi-ick-3430es2�ti,omap3-ssi-interface-clock�ssi_ick_3430es2�[��clock-mmchs3-ick�ti,omap3-interface-clock �mmchs3_ick�Z���gpmc_fck�fixed-factor-clock�Yp{core_l4_ick�fixed-factor-clock�Gp{�Zclock@e00 ti,clksel��clock-dss-tv-fck�ti,gate-clock �dss_tv_fck�?���clock-dss-96m-fck�ti,gate-clock �dss_96m_fck�W���clock-dss2-alwon-fck�ti,gate-clock�dss2_alwon_fck� ���clock-dss1-alwon-fck-3430es2�ti,dss-gate-clock�dss1_alwon_fck_3430es2�\����dummy_ck� fixed-clock>clock@c00 ti,clksel� �clock-gpt1-gate-fck�ti,composite-gate-clock�gpt1_gate_fck� ��^clock-gpio1-dbck�ti,gate-clock �gpio1_dbck�]���clock-wdt2-fck�ti,wait-gate-clock �wdt2_fck�]���clock-sr1-fck�ti,wait-gate-clock�sr1_fck� ��clock-sr2-fck�ti,wait-gate-clock�sr2_fck� ��clock-usim-gate-fck�ti,composite-gate-clock�usim_gate_fck�W� ��gpt1_fck�ti,composite-clock�^_��wkup_32k_fck�fixed-factor-clock�Fp{�]clock@c10 ti,clksel� �clock-wdt2-ick�ti,omap3-interface-clock �wdt2_ick�`���clock-wdt1-ick�ti,omap3-interface-clock �wdt1_ick�`���clock-gpio1-ick�ti,omap3-interface-clock �gpio1_ick�`���clock-omap-32ksync-ick�ti,omap3-interface-clock�omap_32ksync_ick�`���clock-gpt12-ick�ti,omap3-interface-clock �gpt12_ick�`���clock-gpt1-ick�ti,omap3-interface-clock �gpt1_ick�`���clock-usim-ick�ti,omap3-interface-clock �usim_ick�`� ��per_96m_fck�fixed-factor-clock�0p{�per_48m_fck�fixed-factor-clock�7p{�aclock@1000 ti,clksel��clock-uart3-fck�ti,wait-gate-clock �uart3_fck�a� ��clock-gpt2-gate-fck�ti,composite-gate-clock�gpt2_gate_fck� ��cclock-gpt3-gate-fck�ti,composite-gate-clock�gpt3_gate_fck� ��eclock-gpt4-gate-fck�ti,composite-gate-clock�gpt4_gate_fck� ��gclock-gpt5-gate-fck�ti,composite-gate-clock�gpt5_gate_fck� ��iclock-gpt6-gate-fck�ti,composite-gate-clock�gpt6_gate_fck� ��kclock-gpt7-gate-fck�ti,composite-gate-clock�gpt7_gate_fck� ��mclock-gpt8-gate-fck�ti,composite-gate-clock�gpt8_gate_fck� � �oclock-gpt9-gate-fck�ti,composite-gate-clock�gpt9_gate_fck� � �qclock-gpio6-dbck�ti,gate-clock �gpio6_dbck�b���clock-gpio5-dbck�ti,gate-clock �gpio5_dbck�b���clock-gpio4-dbck�ti,gate-clock �gpio4_dbck�b���clock-gpio3-dbck�ti,gate-clock �gpio3_dbck�b���clock-gpio2-dbck�ti,gate-clock �gpio2_dbck�b� ��clock-wdt3-fck�ti,wait-gate-clock �wdt3_fck�b� ��clock-mcbsp2-gate-fck�ti,composite-gate-clock�mcbsp2_gate_fck��� clock-mcbsp3-gate-fck�ti,composite-gate-clock�mcbsp3_gate_fck���clock-mcbsp4-gate-fck�ti,composite-gate-clock�mcbsp4_gate_fck���clock@1040 ti,clksel�@�clock-gpt2-mux-fck�ti,composite-mux-clock �gpt2_mux_fck�F �dclock-gpt3-mux-fck�ti,composite-mux-clock �gpt3_mux_fck�F ��fclock-gpt4-mux-fck�ti,composite-mux-clock �gpt4_mux_fck�F ��hclock-gpt5-mux-fck�ti,composite-mux-clock �gpt5_mux_fck�F ��jclock-gpt6-mux-fck�ti,composite-mux-clock �gpt6_mux_fck�F ��lclock-gpt7-mux-fck�ti,composite-mux-clock �gpt7_mux_fck�F ��nclock-gpt8-mux-fck�ti,composite-mux-clock �gpt8_mux_fck�F ��pclock-gpt9-mux-fck�ti,composite-mux-clock �gpt9_mux_fck�F ��rgpt2_fck�ti,composite-clock�cd��gpt3_fck�ti,composite-clock�efgpt4_fck�ti,composite-clock�ghgpt5_fck�ti,composite-clock�ijgpt6_fck�ti,composite-clock�klgpt7_fck�ti,composite-clock�mngpt8_fck�ti,composite-clock�opgpt9_fck�ti,composite-clock�qrper_32k_alwon_fck�fixed-factor-clock�Fp{�bper_l4_ick�fixed-factor-clock�Gp{�sclock@1010 ti,clksel��clock-gpio6-ick�ti,omap3-interface-clock �gpio6_ick�s���clock-gpio5-ick�ti,omap3-interface-clock �gpio5_ick�s���clock-gpio4-ick�ti,omap3-interface-clock �gpio4_ick�s���clock-gpio3-ick�ti,omap3-interface-clock �gpio3_ick�s���clock-gpio2-ick�ti,omap3-interface-clock �gpio2_ick�s� ��clock-wdt3-ick�ti,omap3-interface-clock �wdt3_ick�s� ��clock-uart3-ick�ti,omap3-interface-clock �uart3_ick�s� ��clock-uart4-ick�ti,omap3-interface-clock �uart4_ick�s���clock-gpt9-ick�ti,omap3-interface-clock �gpt9_ick�s� ��clock-gpt8-ick�ti,omap3-interface-clock �gpt8_ick�s� ��clock-gpt7-ick�ti,omap3-interface-clock �gpt7_ick�s���clock-gpt6-ick�ti,omap3-interface-clock �gpt6_ick�s���clock-gpt5-ick�ti,omap3-interface-clock �gpt5_ick�s���clock-gpt4-ick�ti,omap3-interface-clock �gpt4_ick�s���clock-gpt3-ick�ti,omap3-interface-clock �gpt3_ick�s���clock-gpt2-ick�ti,omap3-interface-clock �gpt2_ick�s���clock-mcbsp2-ick�ti,omap3-interface-clock �mcbsp2_ick�s���clock-mcbsp3-ick�ti,omap3-interface-clock �mcbsp3_ick�s���clock-mcbsp4-ick�ti,omap3-interface-clock �mcbsp4_ick�s���emu_src_ck�ti,clkdm-gate-clock�t�(secure_32k_fck� fixed-clock>��ugpt12_fck�fixed-factor-clock�up{��wdt1_fck�fixed-factor-clock�up{security_l4_ick2�fixed-factor-clock�Gp{�vclock@a14 ti,clksel� �clock-aes1-ick�ti,omap3-interface-clock �aes1_ick�v��clock-rng-ick�ti,omap3-interface-clock�rng_ick�v���clock-sha11-ick�ti,omap3-interface-clock �sha11_ick�v�clock-des1-ick�ti,omap3-interface-clock �des1_ick�v�clock-pka-ick�ti,omap3-interface-clock�pka_ick�w�clock@f00 ti,clksel��clock-cam-mclk�ti,gate-clock �cam_mclk�x��clock-csi2-96m-fck�ti,gate-clock �csi2_96m_fck����cam_ick@f10�!ti,omap3-no-wait-interface-clock�G����security_l3_ick�fixed-factor-clock�Ep{�wssi_l4_ick�fixed-factor-clock�Gp{�[sr_l4_ick�fixed-factor-clock�Gp{dpll2_fck@40�ti,divider-clock�-�N�@Y�ydpll2_ck@4�ti,omap3-dpll-clock� y�$@4���zdpll2_m2_ck@44�ti,divider-clock�zN�DY�{iva2_ck@0�ti,wait-gate-clock�{����clock@a18 ti,clksel� �clock-mad2d-ick�ti,omap3-interface-clock �mad2d_ick�E���clock-usbtll-ick�ti,omap3-interface-clock �usbtll_ick�Z���ssi_ssr_fck_3430es2�ti,composite-clock�|}�~ssi_sst_fck_3430es2�fixed-factor-clock�~p{��sys_d2_ck�fixed-factor-clock� p{�Homap_96m_d2_fck�fixed-factor-clock�Wp{�Iomap_96m_d4_fck�fixed-factor-clock�Wp{�Jomap_96m_d8_fck�fixed-factor-clock�Wp{�Komap_96m_d10_fck�fixed-factor-clock�Wp{ �Ldpll5_m2_d4_ck�fixed-factor-clock�p{�Mdpll5_m2_d8_ck�fixed-factor-clock�p{�Ndpll5_m2_d16_ck�fixed-factor-clock�p{�Odpll5_m2_d20_ck�fixed-factor-clock�p{�Pusim_fck�ti,composite-clock���dpll5_ck@d04�ti,omap3-dpll-clock� �  $ L 4����dpll5_m2_ck@d50�ti,divider-clock��N� PY�sgx_gate_fck@b00�ti,composite-gate-clock�-�� ��core_d3_ck�fixed-factor-clock�-p{��core_d4_ck�fixed-factor-clock�-p{��core_d6_ck�fixed-factor-clock�-p{��omap_192m_alwon_fck�fixed-factor-clock�$p{��core_d2_ck�fixed-factor-clock�-p{��sgx_mux_fck@b40�ti,composite-mux-clock ����1����� @��sgx_fck�ti,composite-clock����sgx_ick@b10�ti,wait-gate-clock�E� ���cpefuse_fck@a08�ti,gate-clock� � ���ts_fck@a08�ti,gate-clock�F� ���usbtll_fck@a08�ti,wait-gate-clock�� ���dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�G����usbhost_120m_fck@1400�ti,gate-clock�����usbhost_48m_fck@1400�ti,dss-gate-clock�7����usbhost_ick@1410�ti,omap3-dss-interface-clock�G����clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainh���������������������������emu_clkdmti,clockdomain�(dpll4_clkdmti,clockdomain�wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain��������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�zd2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����target-module@48320000ti,sysc-omap2ti,sysc�H2H2 �revsysc�]��fckick+ �H2counter@0ti,omap-counter32k� interrupt-controller@48200000ti,omap3-intc&�H �target-module@48056000ti,sysc-omap2ti,sysc�H`H`,H`(�revsyscsyss#  "�Y�ick+ �H`dma-controller@0ti,omap3430-sdmati,omap-sdma�� '2 ?`�gpio@48310000ti,omap3-gpio�H1��gpio1L^n&��gpio@49050000ti,omap3-gpio�I��gpio2^n&gpio@49052000ti,omap3-gpio�I ��gpio3^n&gpio@49054000ti,omap3-gpio�I@� �gpio4^n&gpio@49056000ti,omap3-gpio�I`�!�gpio5^n&gpio@49058000ti,omap3-gpio�I��"�gpio6^n&�serial@4806a000ti,omap3-uart�H� zH/124txrx�uart1>�lserial@4806c000ti,omap3-uart�H�zI/344txrx�uart2>�lserial@49020000ti,omap3-uart�IzJ/564txrx�uart3>�li2c@48070000 ti,omap3-i2c�H��8+�i2c1>'�@twl@48�H� ti,twl4030&�default���audioti,twl4030-audiocodecrtcti,twl4030-rtc� bciti,twl4030-bci� ���� �vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� regulator-vdacti,twl4030-vdac�w@�w@��regulator-vioti,twl4030-vio�w@�w@��regulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0���regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5��regulator-vusb1v8ti,twl4030-vusb1v8��regulator-vusb3v1ti,twl4030-vusb3v1��regulator-vpll1ti,twl4030-vpll1 �vdds_dsi�w@�w@��regulator-vpll2ti,twl4030-vpll2�w@�w@regulator-vsimti,twl4030-vsim�w@�-����gpioti,twl4030-gpio^n&����� twl4030-usbti,twl4030-usb� �����pwmti,twl4030-pwm(pwmledti,twl4030-pwmled(pwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad�3CDV?  @A Bsrmadcti,twl4030-madc�c��i2c@48072000 ti,omap3-i2c�H ��9+�i2c2>�� i2c@48060000 ti,omap3-i2c�H��=+�i2c3 udisabledmailbox@48094000ti,omap3-mailbox�mailbox�H @�|��mbox-dsp � �spi@48098000ti,omap2-mcspi�H ��A+�mcspi1�@/#$%&'()* 4tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspi�H ��B+�mcspi2� /+,-.4tx0rx0tx1rx1ads7846@0 ti,ads7846�����` �� ���� ��.�> N^n~��spi@480b8000ti,omap2-mcspi�H ��[+�mcspi3� /4tx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H ��0+�mcspi4�/FG4tx0rx01w@480b2000 ti,omap3-1w�H �:�hdq1wmmc@4809c000ti,omap3-hsmmc�H ��S�mmc1�/=>4txrx�������mmc@480b4000ti,omap3-hsmmc�H @�V�mmc2//04txrx udisabledmmc@480ad000ti,omap3-hsmmc�H ��^�mmc3/MN4txrx udisabledmmu@480bd400�ti,omap2-iommu�H ����mmu_isp��mmu@5d000000�ti,omap2-iommu�]���mmu_iva udisabledwdt@48314000 ti,omap3-wdt�H1@� �wd_timer2 udisabledmcbsp@48074000ti,omap3-mcbsp�H@��mpu �;< �commontxrx ��mcbsp1/ 4txrx���fck udisabledtarget-module@480a0000ti,sysc-omap2ti,sysc�H <H @H D�revsyscsyss"���ick+ �H rng@0 ti,omap2-rng� �4mcbsp@49022000ti,omap3-mcbsp�I �I�� �mpusidetone�>?�commontxrxsidetone �mcbsp2mcbsp2_sidetone/!"4txrx����fckickuokay� mcbsp@49024000ti,omap3-mcbsp�I@�I�� �mpusidetone�YZ�commontxrxsidetone ��mcbsp3mcbsp3_sidetone/4txrx����fckick udisabledmcbsp@49026000ti,omap3-mcbsp�I`��mpu �67 �commontxrx ��mcbsp4/4txrx���fck udisabledmcbsp@48096000ti,omap3-mcbsp�H `��mpu �QR �commontxrx ��mcbsp5/4txrx���fck udisabledsham@480c3000ti,omap3-sham�sham�H 0d�1/E4rxtarget-module@48318000ti,sysc-omap2-timerti,sysc�H1�H1�H1��revsyscsyss' "����fckick+ �H1�timer@0ti,omap3430-timer�����fck�%+�;Ftarget-module@49032000ti,sysc-omap2-timerti,sysc�I I I �revsyscsyss' "����fckick+ �I timer@0ti,omap3430-timer��&timer@49034000ti,omap3430-timer�I@�'�timer3timer@49036000ti,omap3430-timer�I`�(�timer4timer@49038000ti,omap3430-timer�I��)�timer5Rtimer@4903a000ti,omap3430-timer�I��*�timer6Rtimer@4903c000ti,omap3430-timer�I��+�timer7Rtimer@4903e000ti,omap3430-timer�I��,�timer8_Rtimer@49040000ti,omap3430-timer�I�-�timer9_timer@48086000ti,omap3430-timer�H`�.�timer10_timer@48088000ti,omap3430-timer�H��/�timer11_target-module@48304000ti,sysc-omap2-timerti,sysc�H0@H0@H0@�revsyscsyss' "����fckick+ �H0@l�timer@0ti,omap3430-timer��_��usbhstll@48062000 ti,usbhs-tll�H �N �usb_tll_hsusbhshost@48064000ti,usbhs-host�H@ �usb_host_hs+�ohci@48064400ti,ohci-omap3�HD�L�ehci@48064800 ti,ehci-omap�HH�Mgpmc@6e000000ti,omap3430-gpmc�gpmc�n��/4rxtx��+&^n �0,��nand@0,0ti,omap2-nand � ����sw"0,B,Tc"v,�(�6�@�R�R�(�+x-loader@0 X-Loader�bootloaders@80000U-Boot�bootloaders_env@260000 U-Boot Env�&kernel@280000Kernel�(@filesystem@680000 File System�h�ethernet@6,0davicom,dm9000� ��%�7E_"0�B�Tcv0y6���6����������Z�Z����usb_otg_hs@480ab000ti,omap3-musb�H ��\]�mcdma �usb_otg_hs   " dss@48050000 ti,omap3-dss�Huokay �dss_core���fck+��default�� +� ;�dispc@48050400ti,omap3-dispc�H� �dss_dispc���fckencoder@4804fc00 ti,omap3-dsi�H�H�@H� �protophypll� udisabled �dss_dsi1��� �fcksys_clk+encoder@48050800ti,omap3-rfbi�H udisabled �dss_rfbi����fckickencoder@48050c00ti,omap3-venc�H uokay �dss_venc���fck K�portendpoint W� g�port+endpoint@0� W� s� endpoint@1� W� s�ssi-controller@48058000 ti,omap3-ssi�ssiuokay�H�H��sysgdd�G�gdd_mpu+� �~� �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H�H��txrx�CDssi-port@4805b000ti,omap3-ssi-port�H�H��txrx�EFpinmux@480025d8 ti,omap3-padconfpinctrl-single�H%�$+&;Y�isp@480bc000 ti,omap3-isp�H ��H �|� ~�l ��ports+bandgap@48002524�H%$ti,omap34xx-bandgap ��target-module@480cb000ti,sysc-omap3430-srti,sysc�smartreflex_core�H �$�sysc��fck+ �H �smartreflex@0ti,omap3-smartreflex-core��target-module@480c9000ti,sysc-omap3430-srti,sysc�smartreflex_mpu_iva�H �$�sysc��fck+ �H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva��target-module@50000000ti,sysc-omap2ti,sysc�P�rev���fckick+ �P@opp-tableoperating-points-v2-ti-cpu��opp1-125000000 �sY@ ������� �����opp2-250000000 �沀 �g8g8g8 ����� �opp3-500000000 ��e �O�O�O� �����opp4-550000000 � �U� �txtxtx �����opp5-600000000 �#�F ��p�p�p �����opp6-720000000 �*�T ��p�p�p ����� �thermal-zonescpu-thermal �� �� N  tripscpu_alert %8� 1��passive�cpu_crit %_� 1� �criticalcooling-mapsmap0 < A��������memory@80000000�memory��leds gpio-ledsheartbeatdevkit8000::led1 P Von dheartbeatmmcdevkit8000::led2 P Von dnoneusrdevkit8000::led3 P Von dusrpmu_statdevkit8000::pmu_stat P soundti,omap-twl4030 zdevkit8000 � I �Ext SpkPREDRIVELExt SpkPREDRIVERMAINMICMain MicMain MicMic Bias 1gpio_keys gpio-keysuseruser P� ��encoder0 ti,tfp410 � ports+port@0�endpoint W ��port@1�endpoint W �connector0dvi-connectordvi � � portendpoint W� connector1svideo-connectortvportendpoint W��display panel-dpilcd � portendpoint W��panel-timing>�� �� � � � )   %  / < I S compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0display1display2device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellsphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0bci3v1-supplyio-channelsio-channel-namesti,use-ledsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cellsstatus#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repti,keep-vref-onti,settle-delay-usecwakeup-sourceti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-width#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,no-reset-on-initti,no-idleti,timer-alwonti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthdavicom,no-eepromgpmc,mux-add-datagpmc,wait-pingpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsmultipointnum-epsram-bitsvdds_dsi-supplyvdda_dac-supplyvdda-supplyremote-endpointti,channelsdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicegpiosdefault-statelinux,default-triggerti,modelti,mcbspti,audio-routinglinux,codepowerdown-gpiosdigitalddc-i2c-busenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-active