� ����8��( ���7pine64,rockpro64-v2.1pine64,rockpro64rockchip,rk3399 +7Pine64 RockPro64 v2.1aliases=/pinctrl/gpio@ff720000C/pinctrl/gpio@ff730000I/pinctrl/gpio@ff780000O/pinctrl/gpio@ff788000U/pinctrl/gpio@ff790000[/i2c@ff3c0000`/i2c@ff110000e/i2c@ff120000j/i2c@ff130000o/i2c@ff3d0000t/i2c@ff140000y/i2c@ff150000~/i2c@ff160000�/i2c@ff3e0000�/serial@ff180000�/serial@ff190000�/serial@ff1a0000�/serial@ff1b0000�/serial@ff370000�/spi@ff1c0000�/spi@ff1d0000�/spi@ff1e0000�/spi@ff350000�/spi@ff1f0000�/spi@ff200000�/ethernet@fe300000�/mmc@fe310000�/mmc@fe320000�/mmc@fe330000cpus+cpu-mapcluster0core0�core1�core2�core3�cluster1core0�core1�cpu@0�cpuarm,cortex-a53��psci �#2dL \�i@{���@��� � � �cpu@1�cpuarm,cortex-a53��psci �#2dL \�i@{���@��� � � �cpu@2�cpuarm,cortex-a53��psci �#2dL \�i@{���@��� � � �cpu@3�cpuarm,cortex-a53��psci �#2dL \�i@{���@��� � � �cpu@100�cpuarm,cortex-a72��psci  #2�L \�i@{���@�����thermal-idle#�'��cpu@101�cpuarm,cortex-a72��psci  #2�L \�i@{���@�����thermal-idle#�'��l2-cache-cluster0cache^k@}� l2-cache-cluster1cache^k@}�idle-states"pscicpu-sleeparm,idle-state/@Wx��h�� cluster-sleeparm,idle-state/@W���h�� display-subsystemrockchip,display-subsystemymemory-controllerrockchip,rk3399-dmc���dmc_clk �disabledpmu_a53arm,cortex-a53-pmu�pmu_a72arm,cortex-a72-pmu�psci arm,psci-1.0smctimerarm,armv8-timer@�   �xin24m fixed-clock�n6�xin24m���pcie@f8000000rockchip,rk3399-pcie ���axi-baseapb-base�pci+ ' ��G��aclkaclk-perfhclkpm0�1231syslegacyclientA`Tbq y,~pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38����������8��������(�coremgmtmgmt-stickypipepmpclkaclk�okay ���default���interrupt-controller� �pcie-ep@f8000000rockchip,rk3399-pcie-ep ���apb-basemem-base ��G��aclkaclk-perfhclkpm�8��������(�coremgmtmgmt-stickypipepmpclkaclk y,~pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-3 �default� �disabledethernet@fe300000rockchip,rk3399-gmac��0� 1macirq8ighfj�fM�stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac.�� �stmmaceth< I�okayT�d!{input�"�rgmii�default�# �$� �'�P�(�mmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc��1@�@��р �M���biuciuciu-driveciu-sample�.�y�reset�okay *5K%V�default �&'(dmmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc��2@�A��рT�r �� �L���biuciuciu-driveciu-sample�.�z�reset�okay  �)*�default �*+,�-�.mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1��3� � TNr ��N��clk_xinclk_ahb�emmc_cardclock�y/ ~phy_arasan.��okay�V��usb@fe380000 generic-ehci��8���0y1~usb�okayusb@fe3a0000 generic-ohci��:���0y1~usb�okayusb@fe3c0000 generic-ehci��<���2y3~usb�okayusb@fe3e0000 generic-ohci��>� ��2y3~usb�okaydebug@fe430000&arm,coresight-cpu-debugarm,primecell��CM �apb_pclk�debug@fe432000&arm,coresight-cpu-debugarm,primecell��C M �apb_pclk�debug@fe434000&arm,coresight-cpu-debugarm,primecell��C@M �apb_pclk�debug@fe436000&arm,coresight-cpu-debugarm,primecell��C`M �apb_pclk�debug@fe610000&arm,coresight-cpu-debugarm,primecell��aL �apb_pclk�debug@fe710000&arm,coresight-cpu-debugarm,primecell��qL �apb_pclk�usb@fe800000rockchip,rk3399-dwc3+�0������G�ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�% �usb3-otg�okayusb@fe800000 snps,dwc3����i����refbus_earlysuspend�hosty45~usb2-phyusb3-phy �utmi_wide�)Bc.�okayusb@fe900000rockchip,rk3399-dwc3+�0������G�ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�& �usb3-otg�okayusb@fe900000 snps,dwc3����n����refbus_earlysuspend�hosty67~usb2-phyusb3-phy �utmi_wide�)Bc.�okaydp@fec00000rockchip,rk3399-cdn-dp���� Tr�r�� �� ru�o�core-clkpclkspdifgrfy89. �HJ��spdifdptxapbcore< � �disabledportsport+endpoint@0��:��endpoint@1��;��interrupt-controller@fee00000 arm,gic-v3 +��P����� ������� �msi-controller@fee20000arm,gic-v3-its������ppi-partitionsinterrupt-partition-0��interrupt-partition-1��saradc@ff100000rockchip,rk3399-saradc���>�Pe�saradcapb_pclk�� �saradc-apb�okay�<crypto@ff8b0000rockchip,rk3399-crypto���@�����hclk_masterhclk_slavesclk�����masterslavecrypto-rstcrypto@ff8b8000rockchip,rk3399-crypto����@������hclk_masterhclk_slavesclk�����masterslavecrypto-rsti2c@ff110000rockchip,rk3399-i2c��TAr ��AU �i2cpclk�;�default�=+�okay�,�codec@11everest,es8316�Y�mclk�portendpoint�>��i2c@ff120000rockchip,rk3399-i2c��TBr ��BV �i2cpclk�#�default�?+ �disabledi2c@ff130000rockchip,rk3399-i2c��TCr ��CW �i2cpclk�"�default�@+�okay�����i2c@ff140000rockchip,rk3399-i2c��TDr ��DX �i2cpclk�&�default�A+ �disabledi2c@ff150000rockchip,rk3399-i2c��TEr ��EY �i2cpclk�%�default�B+ �disabledi2c@ff160000rockchip,rk3399-i2c��TFr ��FZ �i2cpclk�$�default�C+ �disabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart��Q`�baudclkapb_pclk�c �default �DEF�okaybluetoothbrcm,bcm43438-btG�lpo - A) S) �default �HIJbKnLserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart��Ra�baudclkapb_pclk�b �default�M �disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart��Sb�baudclkapb_pclk�d �default�N�okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart��Tc�baudclkapb_pclk�e �default�O �disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi��G[�spiclkapb_pclk�D{P P �txrx�default�QRST+ �disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi��H\�spiclkapb_pclk�5{P P �txrx�default�UVWX+�okayflash@0jedec,spi-nor�����spi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi��I]�spiclkapb_pclk�4{PP�txrx�default�YZ[\+ �disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi��J^�spiclkapb_pclk�C{PP�txrx�default�]^_`+ �disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi�� K_�spiclkapb_pclk��{aa �txrx�default�bcde.+ �disabledthermal-zonescpu-thermal�d���ftripscpu_alert0�p���passive�gcpu_alert1�$����passive�hcpu_crit�s�� �criticalcpu_warm������active�icpu_hot������active�kcooling-mapsmap0�g�����������������map1�hH�������������������������������������������������map2�i �j����map3�k �j����gpu-thermal�d���ftripsgpu_alert0�$����passive�lgpu_crit�s�� �criticalcooling-mapsmap0�l �m��������tsadc@ff260000rockchip,rk3399-tsadc��&�aTOr q�Od�tsadcapb_pclk�� �tsadc-apb< �s�initdefaultsleep�non&�okay<S�fqos@ffa58000rockchip,rk3399-qossyscon���� �wqos@ffa5c000rockchip,rk3399-qossyscon���� �xqos@ffa60080rockchip,rk3399-qossyscon���� qos@ffa60100rockchip,rk3399-qossyscon��� qos@ffa60180rockchip,rk3399-qossyscon���� qos@ffa70000rockchip,rk3399-qossyscon��� �{qos@ffa70080rockchip,rk3399-qossyscon���� �|qos@ffa74000rockchip,rk3399-qossyscon���@ �yqos@ffa76000rockchip,rk3399-qossyscon���` �zqos@ffa90000rockchip,rk3399-qossyscon��� �}qos@ffa98000rockchip,rk3399-qossyscon���� �pqos@ffaa0000rockchip,rk3399-qossyscon��� �~qos@ffaa0080rockchip,rk3399-qossyscon���� �qos@ffaa8000rockchip,rk3399-qossyscon���� ��qos@ffaa8080rockchip,rk3399-qossyscon����� ��qos@ffab0000rockchip,rk3399-qossyscon��� �qqos@ffab0080rockchip,rk3399-qossyscon���� �rqos@ffab8000rockchip,rk3399-qossyscon���� �sqos@ffac0000rockchip,rk3399-qossyscon��� �tqos@ffac0080rockchip,rk3399-qossyscon���� �uqos@ffac8000rockchip,rk3399-qossyscon���� ��qos@ffac8080rockchip,rk3399-qossyscon����� ��qos@ffad0000rockchip,rk3399-qossyscon��� ��qos@ffad8080rockchip,rk3399-qossyscon����� qos@ffae0000rockchip,rk3399-qossyscon��� �vpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd��1power-controller!rockchip,rk3399-power-controllern+�power-domain@34�"���pnpower-domain@33�!���qrnpower-domain@31����snpower-domain@32�  �����tunpower-domain@35�#��vnpower-domain@25�lnpower-domain@23���wnpower-domain@22��f�xnpower-domain@27��L�ynpower-domain@28���znpower-domain@8�~}npower-domain@9� �npower-domain@24���{|npower-domain@15�n+power-domain@21���r�}npower-domain@19����~npower-domain@20������npower-domain@16�n+power-domain@17������npower-domain@18�����nsyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd��2�io-domains&rockchip,rk3399-pmu-io-voltage-domain�okay��spi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi��5���spiclkapb_pclk�<�default�����+ �disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart��7��"�baudclkapb_pclk�f �default�� �disabledi2c@ff3c0000rockchip,rk3399-i2c��<T� r ��� � �i2cpclk�9�default��+�okay�����pmic@1brockchip,rk808� $� ��xin32krk808-clkout2�default�������������� � K � '� 4� AKn��GregulatorsDCDC_REG1 Nvdd_center ] q � q� ��p �qregulator-state-mem �DCDC_REG2 Nvdd_cpu_l ] q � q� ��p �q� regulator-state-mem �DCDC_REG3 Nvcc_ddr ] qregulator-state-mem �DCDC_REG4 Nvcc_1v8 ] q �w@ �w@�Lregulator-state-mem � �w@LDO_REG1 Nvcc1v8_dvp ] q �w@ �w@��regulator-state-mem �LDO_REG2 Nvcc3v0_touch �-�� �-����regulator-state-mem �LDO_REG3 Nvcca_1v8 ] q �w@ �w@��regulator-state-mem � �w@LDO_REG4 Nvcc_sdio ] q �w@ �-���.regulator-state-mem � �-��LDO_REG5 Nvcca3v0_codec ] q �-�� �-��regulator-state-mem �LDO_REG6 Nvcc_1v5 ] q ��` ��`regulator-state-mem � ��`LDO_REG7 Nvcca1v8_codec ] q �w@ �w@regulator-state-mem �LDO_REG8 Nvcc_3v0 ] q �-�� �-����regulator-state-mem � �-��SWITCH_REG1 Nvcc3v3_s3 ] q�"regulator-state-mem �SWITCH_REG2 Nvcc3v3_s0��regulator-state-mem �regulator@40silergy,syr827�@ �default�� Nvdd_cpu_b � �4 ��` �� ] q 2��regulator-state-mem �regulator@41silergy,syr828�A �default�� Nvdd_gpu � �4 ��` �� ] q 2���regulator-state-mem �i2c@ff3d0000rockchip,rk3399-i2c��=T� r ��� � �i2cpclk�8�default��+�okay�X�typec-portc@22 fcs,fusb302�" ���default�� =��okaytouchscreen@5d goodix,gt911�] �� I� W� d� n� �disabledi2c@ff3e0000rockchip,rk3399-i2c��>T� r ��� � �i2cpclk�:�default��+ �disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm��B z�default����okay��pwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm��B z�default����okay��pwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm��B  z�default����okay��pwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm��B0 z�default��� �disableddfi@ff630000��c@rockchip,rk3399-dfi��y �pclk_ddr_mon�video-codec@ff650000rockchip,rk3399-vpu��e �rq 1vepuvdpu�� �aclkhclk ��.iommu@ff650800rockchip,iommu��e@�s�� �aclkiface �.��video-codec@ff660000rockchip,rk3399-vdec��f��t �����axiahbcabaccore ��. iommu@ff660480rockchip,iommu ��f�@�f�@�u�� �aclkiface.  ���iommu@ff670800rockchip,iommu��g@�*�� �aclkiface � �disabledrga@ff680000rockchip,rk3399-rga��h�7��m�aclkhclksclk�jgi �coreaxiahb.!efuse@ff690000rockchip,rk3399-efuse��i�+} �pclk_efusecpu-id@7�cpu-leakage@17�gpu-leakage@18�center-leakage@19�cpu-leakage@1a�logic-leakage@1b�wafer-info@1c�dma-controller@ff6d0000arm,pl330arm,primecell��m@ � � �� �apb_pclk�adma-controller@ff6e0000arm,pl330arm,primecell��n@ � � �� �apb_pclk�Pclock-controller@ff750000rockchip,rk3399-pmucru��u��xin24m<� �T�r(J���clock-controller@ff760000rockchip,rk3399-cru��v��xin24m< � ��T��@��B��C��x�Dr#g��/�;���рxh�<4`�������#�F�����ׄׄ �� ��ׄ�syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd��w+� io-domains"rockchip,rk3399-io-voltage-domain�okay �� �� �. ��mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0w�o�dphy-refdphy-cfggrf. � �disabled��usb2phy@e450rockchip,rk3399-usb2phy��P{�phyclk��clk_usbphy0_480m�okay�0host-port �� 1linestate�okay���1otg-port �0�ghj1otg-bvalidotg-idlinestate�okay�4usb2phy@e460rockchip,rk3399-usb2phy��`|�phyclk��clk_usbphy1_480m�okay�2host-port �� 1linestate�okay���3otg-port �0�lmo1otg-bvalidotg-idlinestate�okay�6phy@f780rockchip,rk3399-emmc-phy���$��emmcclk 2 ��okay�/pcie-phyrockchip,rk3399-pcie-phy��refclk ����phy�okay�phy@ff7c0000rockchip,rk3399-typec-phy��|~}�tcpdcoretcpdphy-refT~r���.���L�uphyuphy-pipeuphy-tcphy< �okaydp-port ��8usb3-port ��5phy@ff800000rockchip,rk3399-typec-phy�����tcpdcoretcpdphy-refT�r���. ���M�uphyuphy-pipeuphy-tcphy< �okaydp-port ��9usb3-port ��7watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt����|�xrktimer@ff850000rockchip,rk3399-timer����QhZ �pclktimerspdif@ff870000rockchip,rk3399-spdif����B{a�tx �mclkhclkU��default��.� �disabledport��endpoint����i2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s���< �'{aa�txrx�i2s_clki2s_hclkV��bclk_onbclk_off���.��okay  9i2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s����({aa�txrx�i2s_clki2s_hclkW��default��.��okay  9port��endpoint Si2s ^���>i2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s����){aa�txrx�i2s_clki2s_hclkX�.��okay��vop@ff8f0000rockchip,rk3399-vop-lit ��� �� �wT��rׄ������aclk_vopdclk_vophclk_vop ��.� �axiahbdclk�okayport+�endpoint@0�����endpoint@1�����endpoint@2�����endpoint@3�����endpoint@4����;iommu@ff8f3f00rockchip,iommu���?�w�� �aclkiface. ��okay��vop@ff900000rockchip,rk3399-vop-big ��� �� �vT��rׄ������aclk_vopdclk_vophclk_vop ��.� �axiahbdclk�okayport+�endpoint@0�����endpoint@1�����endpoint@2�����endpoint@3�����endpoint@4����:iommu@ff903f00rockchip,iommu���?�v�� �aclkiface. ��okay��isp0@ff910000rockchip,rk3399-cif-isp���@�+n���ispaclkhclk ��y�~dphy. �disabledports+port@0�+iommu@ff914000rockchip,iommu ���@��P�+�� �aclkiface �. f��isp1@ff920000rockchip,rk3399-cif-isp���@�,o���ispaclkhclk ��y�~dphy. �disabledports+port@0�+iommu@ff924000rockchip,iommu ���@��P�,�� �aclkiface �. f��hdmi-soundsimple-audio-card �i2s � �hdmi-sound�okaysimple-audio-card,cpu ��simple-audio-card,codec ��hdmi@ff940000rockchip,rk3399-dw-hdmi��� �(tqpo�iahbisfrcecgrfref.< ��okay ���default����ports+port@0�+endpoint@0�����endpoint@1�����port@1�dsi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi�����- �p�o�refpclkphy_cfggrf.���apb< + �disabled �ports+port@0�+endpoint@0�����endpoint@1�����port@1�endpoint����panel@0feiyang,fy07024di26a30d� �� �� �portendpoint����dsi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi������. �q�o�refpclkphy_cfggrf.���apb< + � �disabled��ports+port@0�+endpoint@0�����endpoint@1�����port@1�dp@ff970000rockchip,rk3399-edp����� jlo �dppclkgrf�default��.��dp<  �disabledports+port@0�+endpoint@0�����endpoint@1�����port@1�gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860���0� 1jobmmugpu�#2 P.#�okay�� ��mpinctrlrockchip,rk3399-pinctrl< +�gpio@ff720000rockchip,gpio-bank��r��  ,� �)gpio@ff730000rockchip,gpio-bank��s��  ,� ��gpio@ff780000rockchip,gpio-bank��xP�  ,� �gpio@ff788000rockchip,gpio-bank��x�Q�  ,� �$gpio@ff790000rockchip,gpio-bank��yR�  ,� ��pcfg-pull-up 8��pcfg-pull-down E��pcfg-pull-none T��pcfg-pull-none-12ma T a ��pcfg-pull-none-13ma T a ��pcfg-pull-none-18ma T apcfg-pull-none-20ma T apcfg-pull-up-2ma 8 apcfg-pull-up-8ma 8 apcfg-pull-up-18ma 8 apcfg-pull-up-20ma 8 apcfg-pull-down-4ma E apcfg-pull-down-8ma E apcfg-pull-down-12ma E a pcfg-pull-down-18ma E apcfg-pull-down-20ma E apcfg-output-high ppcfg-output-low |pcfg-input-enable �pcfg-input-pull-up � 8pcfg-input-pull-down � Eclockclk-32k ��cifcif-clkin � �cif-clkouta � �edpedp-hpd ����gmacrgmii-pins� ��� � � � �����������#rmii-pins� � � � � � ������i2c0i2c0-xfer �����i2c1i2c1-xfer ����=i2c2i2c2-xfer ����?i2c3i2c3-xfer ����@i2c4i2c4-xfer � � ���i2c5i2c5-xfer � � ��Ai2c6i2c6-xfer � � ��Bi2c7i2c7-xfer ����Ci2c8i2c8-xfer �����i2s0i2s0-2ch-bus` �������i2s0-2ch-bus-bclk-off` �������i2s0-8ch-bus� ������������i2s0-8ch-bus-bclk-off� ������������i2s1i2s1-2ch-busP ��������i2s1-2ch-bus-bclk-offP ������sdio0sdio0-bus1 ��sdio0-bus4@ ������&sdio0-cmd ���'sdio0-clk ���(sdio0-cd ��sdio0-pwr ��sdio0-bkpwr ��sdio0-wp ��sdio0-int ��sdmmcsdmmc-bus1 ��sdmmc-bus4@ �� � � ��,sdmmc-clk � ��*sdmmc-cmd � ��+sdmmc-cd ��sdmmc-wp ��suspendap-pwroff ��ddrio-pwroff ��spdifspdif-bus ��spdif-bus-1 ����spi0spi0-clk ���Qspi0-cs0 ���Tspi0-cs1 ��spi0-tx ���Rspi0-rx ���Sspi1spi1-clk � ��Uspi1-cs0 � ��Xspi1-rx ���Wspi1-tx ���Vspi2spi2-clk � ��Yspi2-cs0 � ��\spi2-rx � ��[spi2-tx � ��Zspi3spi3-clk ����spi3-cs0 ����spi3-rx ����spi3-tx ����spi4spi4-clk ���]spi4-cs0 ���`spi4-rx ���_spi4-tx ���^spi5spi5-clk ���bspi5-cs0 ���espi5-rx ���dspi5-tx ���ctestclktest-clkout0 ��test-clkout1 ��test-clkout2 ��tsadcotp-pin ���notp-out ���ouart0uart0-xfer ����Duart0-cts ���Euart0-rts ���Fuart1uart1-xfer � � ��Muart2auart2a-xfer �� �uart2buart2b-xfer ���uart2cuart2c-xfer ����Nuart3uart3-xfer ����Ouart3-cts ��uart3-rts ��uart4uart4-xfer �����uarthdcpuarthdcp-xfer ���pwm0pwm0-pin ����pwm0-pin-pull-down ��vop0-pwm-pin ��vop1-pwm-pin ��pwm1pwm1-pin ����pwm1-pin-pull-down ��pwm2pwm2-pin ����pwm2-pin-pull-down ��pwm3apwm3a-pin ����pwm3bpwm3b-pin ��hdmihdmi-i2c-xfer ���hdmi-cec ����pciepci-clkreqn-cpm ��pci-clkreqnb-cpm ���pcie-perst ���pcie-pwr-en ����btbt-enable-h � ��Jbt-host-wake-l ���Hbt-wake-l ���Ibuttonspwrbtn ����fusb302xfusb0-int ����irir-int ����ledswork-led-pin � ���diy-led-pin ����pmicpmic-int-l � ���vsel1-pin ����vsel2-pin ����sdcardsdmmc0-pwr-h ����sdio-pwrseqwifi-enable-h � ���usb-typecvcc5v0_typec_en ����usb2vcc5v0-host-en ����opp-table-0operating-points-v2 �� opp00 �Q� � �� ��� ��@opp01 �#�F � �� ���opp02 �0�, � �P �P�opp03 �<� �HH�opp04 �G�� �B@B@�opp05 �Tfr �*�*��opp-table-1operating-points-v2 ��opp00 �Q� � �� ��� ��@opp01 �#�F � �� ���opp02 �0�, � �� ���opp03 �<� � Y� Y��opp04 �G�� �~�~��opp05 �Tfr ������opp06 �_�" ������opp07 �kI� �O�O��opp-table-2operating-points-v2��opp00 � �� � �� ���0opp01 ���@ � �� ���0opp02 �ׄ � �� ���0opp03 ��e � Y� Y��0opp04 �#�F �HH�0opp05 �/� ������0chosen �serial2:1500000n8backlightpwm-backlight � @�� � �B@ �disabled��external-gmac-clock fixed-clock�sY@ �clkin_gmac��!gpio-keys gpio-keys �default��key-power d �) ,GPIO Key Power 2t�ir-receivergpio-ir-receiver �)���defaultleds gpio-leds�default���led-0 ,work =on �) led-1 ,diy =off �)pwm-fanpwm-fan Kd���# Z ��P�jsdio-pwrseqmmc-pwrseq-simpleG �ext_clock�default�� n) �%soundaudio-graph-card ,Analog e�sound-ditaudio-graph-card ,SPDIF e�spdif-ditlinux,spdif-dit�portendpoint����avdd-regulatorregulator-fixed Navdd ���� ���� 2���vcc12v-dcinregulator-fixed Nvcc12v_dcin ] q �� ���vcc1v8-s3regulator-fixed Nvcc1v8_s3 ] q �w@ �w@ 2L�<vcc3v0-sdregulator-fixed j �)�default�� Nvcc3v0_sd ] �-�� �-�� 2K�-regulator-state-mem �vcc3v3-pcie-regulatorregulator-fixed j ���default�� Nvcc3v3_pcie ] q 2�vcc3v3-sysregulator-fixed Nvcc3v3_sys ] q �2Z� �2Z� 2��Kvcc5v0-host-regulatorregulator-fixed j ���default�� Nvcc5v0_host ] 2���vcc5v0-typec-regulatorregulator-fixed j ���default�� Nvcc5v0_typec ] 2���vcc5v0-sysregulator-fixed Nvcc5v0_sys ] q �LK@ �LK@ 2��vcc5v0-usbregulator-fixed Nvcc5v0_usb ] q �LK@ �LK@ 2��vdd-logpwm-regulator �a� }� Nvdd_log ] q � 5 �� compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4spi0spi1spi2spi3spi4spi5ethernet0mmc0mmc1mmc2cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2cpu-supplyphandleduration-usexit-latency-uscache-levelcache-unifiedentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesep-gpiosnum-lanespinctrl-namespinctrl-0vpcie12v-supplyvpcie3v3-supplyinterrupt-controllermax-functionsrockchip,max-outbound-regionspower-domainsrockchip,grfsnps,txpblassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqdisable-wpkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescd-gpiosvmmc-supplyvqmmc-supplyarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs200-1_8vdr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsreg-shiftreg-io-widthdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosvbat-supplyvddio-supplydmasdma-namesspi-max-frequencypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorvin-supplyvbus-supplyAVDD28-supplyVDDIO-supplyirq-gpiosreset-gpios#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdrive-impedance-ohmrockchip,playback-channelsrockchip,capture-channelsdai-formatmclk-fsrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busclock-masteravdd-supplybacklightdvdd-supplymali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathbrightness-levelsdefault-brightness-levelpwmsautorepeatdebounce-intervallabellinux,codedefault-statecooling-levelsfan-supplydaisenable-active-highpwm-supply