� ���8��( �ޤ2radxa,rockpi4a-plusradxa,rockpi4rockchip,rk3399 +7Radxa ROCK Pi 4A+aliases=/ethernet@fe300000G/i2c@ff3c0000L/i2c@ff110000Q/i2c@ff120000V/i2c@ff130000[/i2c@ff3d0000`/i2c@ff140000e/i2c@ff150000j/i2c@ff160000o/i2c@ff3e0000t/serial@ff180000|/serial@ff190000�/serial@ff1a0000�/serial@ff1b0000�/serial@ff370000�/mmc@fe320000�/mmc@fe330000cpus+cpu-mapcluster0core0�core1�core2�core3�cluster1core0�core1�cpu@0�cpuarm,cortex-a53��psci�����d  / :cpu@1�cpuarm,cortex-a53��psci�����d  / :cpu@2�cpuarm,cortex-a53��psci�����d  / :cpu@3�cpuarm,cortex-a53��psci�����d  / :cpu@100�cpuarm,cortex-a72��psci�� ���  /:thermal-idle�B'N�cpu@101�cpuarm,cortex-a72��psci�� ���  /:thermal-idle�B'N�idle-states^pscicpu-sleeparm,idle-statek|�xN���: cluster-sleeparm,idle-statek|��N���: display-subsystemrockchip,display-subsystem�memory-controllerrockchip,rk3399-dmc�����dmc_clk �disabledpmu_a53arm,cortex-a53-pmu�pmu_a72arm,cortex-a72-pmu�psci arm,psci-1.0�smctimerarm,armv8-timer@�   �xin24m fixed-clock n6xin24m/:�pcie@f8000000rockchip,rk3399-pcie ���� ���0�1�usb�okaydebug@fe430000&arm,coresight-cpu-debugarm,primecell��C�M �apb_pclk�debug@fe432000&arm,coresight-cpu-debugarm,primecell��C �M �apb_pclk�debug@fe434000&arm,coresight-cpu-debugarm,primecell��C@�M �apb_pclk�debug@fe436000&arm,coresight-cpu-debugarm,primecell��C`�M �apb_pclk�debug@fe610000&arm,coresight-cpu-debugarm,primecell��a�L �apb_pclk�debug@fe710000&arm,coresight-cpu-debugarm,primecell��q�L �apb_pclk�usb@fe800000rockchip,rk3399-dwc3+�0�������G�ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�% �usb3-otg�okayusb@fe800000 snps,dwc3����i�����refbus_earlysuspendhost�23�usb2-phyusb3-phy utmi_wide#;\u�N�okayusb@fe900000rockchip,rk3399-dwc3+�0�������G�ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�& �usb3-otg�okayusb@fe900000 snps,dwc3����n�����refbus_earlysuspendhost�45�usb2-phyusb3-phy utmi_wide#;\u�N�okaydp@fec00000rockchip,rk3399-cdn-dp���� tr���� �� �ru�o�core-clkpclkspdifgrf�67N �HJ��spdifdptxapbcore\� �disabledportsport+endpoint@0��8:�endpoint@1��9:�interrupt-controller@fee00000 arm,gic-v3F+�9P����� ������� :interrupt-controller@fee20000arm,gic-v3-its�����:ppi-partitionsinterrupt-partition-0�:interrupt-partition-1�:saradc@ff100000rockchip,rk3399-saradc���>��Pe�saradcapb_pclk�� �saradc-apb�okayi2c@ff110000rockchip,rk3399-i2c��tA� ���AU �i2cpclk�;�default�:+�okay,1codec@11everest,es8316��Y�mclk��;<�default =�portendpoint�>:�i2c@ff120000rockchip,rk3399-i2c��tB� ���BV �i2cpclk�#�default�?+ �disabledi2c@ff130000rockchip,rk3399-i2c��tC� ���CW �i2cpclk�"�default�@+�okay�1:�i2c@ff140000rockchip,rk3399-i2c��tD� ���DX �i2cpclk�&�default�A+ �disabledi2c@ff150000rockchip,rk3399-i2c��tE� ���EY �i2cpclk�%�default�B+ �disabledi2c@ff160000rockchip,rk3399-i2c��tF� ���FZ �i2cpclk�$�default�C+ �disabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart���Q`�baudclkapb_pclk�cIS�default �DEF �disabledserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart���Ra�baudclkapb_pclk�bIS�default�G �disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart���Sb�baudclkapb_pclk�dIS�default�H�okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart���Tc�baudclkapb_pclk�eIS�default�I �disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi���G[�spiclkapb_pclk�D`J J etxrx�default�KLMN+ �disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi���H\�spiclkapb_pclk�5`J J etxrx�default�OPQR+ �disabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi���I]�spiclkapb_pclk�4`JJetxrx�default�STUV+ �disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi���J^�spiclkapb_pclk�C`JJetxrx�default�WXYZ+ �disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi�� �K_�spiclkapb_pclk��`[[ etxrx�default�\]^_N+ �disabledthermal-zonescpu-thermalod���`tripscpu_alert0�p���passive:acpu_alert1�$����passive:bcpu_crit�s�� �criticalcooling-mapsmap0�a�����������������map1�bH�������������������������������������������������gpu-thermalod���`tripsgpu_alert0�$����passive:cgpu_crit�s�� �criticalcooling-mapsmap0�c �d��������tsadc@ff260000rockchip,rk3399-tsadc��&�atO� q��Od�tsadcapb_pclk�� �tsadc-apb\�s�initdefaultsleep�e�f�e��okay&:`qos@ffa58000rockchip,rk3399-qossyscon���� :nqos@ffa5c000rockchip,rk3399-qossyscon���� :oqos@ffa60080rockchip,rk3399-qossyscon���� qos@ffa60100rockchip,rk3399-qossyscon��� qos@ffa60180rockchip,rk3399-qossyscon���� qos@ffa70000rockchip,rk3399-qossyscon��� :rqos@ffa70080rockchip,rk3399-qossyscon���� :sqos@ffa74000rockchip,rk3399-qossyscon���@ :pqos@ffa76000rockchip,rk3399-qossyscon���` :qqos@ffa90000rockchip,rk3399-qossyscon��� :tqos@ffa98000rockchip,rk3399-qossyscon���� :gqos@ffaa0000rockchip,rk3399-qossyscon��� :uqos@ffaa0080rockchip,rk3399-qossyscon���� :vqos@ffaa8000rockchip,rk3399-qossyscon���� :wqos@ffaa8080rockchip,rk3399-qossyscon����� :xqos@ffab0000rockchip,rk3399-qossyscon��� :hqos@ffab0080rockchip,rk3399-qossyscon���� :iqos@ffab8000rockchip,rk3399-qossyscon���� :jqos@ffac0000rockchip,rk3399-qossyscon��� :kqos@ffac0080rockchip,rk3399-qossyscon���� :lqos@ffac8000rockchip,rk3399-qossyscon���� :yqos@ffac8080rockchip,rk3399-qossyscon����� :zqos@ffad0000rockchip,rk3399-qossyscon��� :{qos@ffad8080rockchip,rk3399-qossyscon����� qos@ffae0000rockchip,rk3399-qossyscon��� :mpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd��1power-controller!rockchip,rk3399-power-controllerA+:power-domain@34�"���UgApower-domain@33�!���UhiApower-domain@31����UjApower-domain@32� ���UklApower-domain@35�#��UmApower-domain@25��lApower-domain@23���UnApower-domain@22���fUoApower-domain@27���LUpApower-domain@28���UqApower-domain@8��~}Apower-domain@9� ��Apower-domain@24���UrsApower-domain@15�A+power-domain@21����rUtApower-domain@19����UuvApower-domain@20����UwxApower-domain@16�A+power-domain@17����UyzApower-domain@18����U{Asyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd��2:io-domains&rockchip,rk3399-pmu-io-voltage-domain�okay\|spi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi��5�}}�spiclkapb_pclk�<�default�~��+ �disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart��7�}}"�baudclkapb_pclk�fIS�default�� �disabledi2c@ff3c0000rockchip,rk3399-i2c��<t} � ���} } �i2cpclk�9�default��+�okay ��1pmic@1brockchip,rk808� =�/xin32krk808-clkout2�default��k���������������������!:�regulatorsDCDC_REG1 .vdd_center=Qc q�{�p�qregulator-state-mem�DCDC_REG2 .vdd_cpu_l=Qc q�{�p�q: regulator-state-mem�DCDC_REG3.vcc_ddr=Qregulator-state-mem�DCDC_REG4.vcc_1v8=Qcw@{w@:regulator-state-mem��w@LDO_REG1.vcca1v8_codec=Qcw@{w@:�regulator-state-mem�LDO_REG2 .vcca1v8_hdmi=Qcw@{w@:�regulator-state-mem�LDO_REG3 .vcca_1v8=Qcw@{w@regulator-state-mem��w@LDO_REG4 .vcc_sdio=Qc-��{-��:�regulator-state-mem��-��LDO_REG5.vcca3v0_codec=Qc-��{-��regulator-state-mem�LDO_REG6.vcc_1v5=Qc�`{�`regulator-state-mem���`LDO_REG7 .vcca0v9_hdmi=Qc ��{ ��:�regulator-state-mem�LDO_REG8.vcc_3v0=Qc-��{-��:|regulator-state-mem��-��SWITCH_REG1.vcc_cam=Qregulator-state-mem�SWITCH_REG2 .vcc_mipi=Qregulator-state-mem�regulator@40silergy,syr827�@��default�� .vdd_cpu_bc �4{�`��=Q �:regulator-state-mem�regulator@41silergy,syr828�A��default��.vdd_gpuc �4{�`��=Q �:�regulator-state-mem�i2c@ff3d0000rockchip,rk3399-i2c��=t} � ���} } �i2cpclk�8�default��+�okayX1i2c@ff3e0000rockchip,rk3399-i2c��>t} � ���} } �i2cpclk�:�default��+ �disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm��B �default���} �disabledpwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm��B �default���} �disabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm��B  �default���}�okay:�pwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm��B0 �default���} �disableddfi@ff630000��c@rockchip,rk3399-dfi����y �pclk_ddr_mon �disabled:video-codec@ff650000rockchip,rk3399-vpu��e �rq mvepuvdpu��� �aclkhclk (�Niommu@ff650800rockchip,iommu��e@�s��� �aclkiface /N:�video-codec@ff660000rockchip,rk3399-vdec��f�t ������axiahbcabaccore (�N iommu@ff660480rockchip,iommu ��f�@�f�@�u��� �aclkifaceN  /:�iommu@ff670800rockchip,iommu��g@�*��� �aclkiface / �disabledrga@ff680000rockchip,rk3399-rga��h�7���m�aclkhclksclk�jgi �coreaxiahbN!efuse@ff690000rockchip,rk3399-efuse��i�+�} �pclk_efusecpu-id@7�cpu-leakage@17�gpu-leakage@18�center-leakage@19�cpu-leakage@1a�logic-leakage@1b�wafer-info@1c�dma-controller@ff6d0000arm,pl330arm,primecell��m@ � < G�� �apb_pclk:[dma-controller@ff6e0000arm,pl330arm,primecell��n@ � < G�� �apb_pclk:Jclock-controller@ff750000rockchip,rk3399-pmucru��u���xin24m\/ ^t}�(J�:}clock-controller@ff760000rockchip,rk3399-cru��v���xin24m\/ ^�t��@��B��C��x�D�#g��/�;���рxh�<4`�������#�F�����ׄׄ �� ��ׄ:syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd��w+:io-domains"rockchip,rk3399-io-voltage-domain�okay k� x| �| ��mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0�w�o�dphy-refdphy-cfggrfN � �disabled:�usb2phy@e450rockchip,rk3399-usb2phy��P�{�phyclk/clk_usbphy0_480m�okay:.host-port �� mlinestate�okay��:/otg-port �0�ghjmotg-bvalidotg-idlinestate�okay:2usb2phy@e460rockchip,rk3399-usb2phy��`�|�phyclk/clk_usbphy1_480m�okay:0host-port �� mlinestate�okay��:1otg-port �0�lmomotg-bvalidotg-idlinestate�okay:4phy@f780rockchip,rk3399-emmc-phy���$���emmcclk �2 ��okay:-pcie-phyrockchip,rk3399-pcie-phy���refclk ����phy�okay:phy@ff7c0000rockchip,rk3399-typec-phy��|�~}�tcpdcoretcpdphy-reft~����N���L�uphyuphy-pipeuphy-tcphy\�okaydp-port �:6usb3-port �:3phy@ff800000rockchip,rk3399-typec-phy������tcpdcoretcpdphy-reft�����N ���M�uphyuphy-pipeuphy-tcphy\�okaydp-port �:7usb3-port �:5watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt�����|�xrktimer@ff850000rockchip,rk3399-timer����Q�hZ �pclktimerspdif@ff870000rockchip,rk3399-spdif����B`[etx �mclkhclk�U��default��N� �disabledport:�endpoint��:�i2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s���\�'`[[etxrx�i2s_clki2s_hclk�V��bclk_onbclk_off����N��okay � �port:�endpoint �i2s ��:>i2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s����(`[[etxrx�i2s_clki2s_hclk�W��default��N� �disabled � �i2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s����)`[[etxrx�i2s_clki2s_hclk�X�N��okay:�vop@ff8f0000rockchip,rk3399-vop-lit ��� �� �wt���ׄ�������aclk_vopdclk_vophclk_vop (�N� �axiahbdclk�okayport+:endpoint@0���:�endpoint@1���:�endpoint@2���:�endpoint@3���:�endpoint@4���:9iommu@ff8f3f00rockchip,iommu���?�w��� �aclkifaceN /�okay:�vop@ff900000rockchip,rk3399-vop-big ��� �� �vt���ׄ�������aclk_vopdclk_vophclk_vop (�N� �axiahbdclk�okayport+:endpoint@0���:�endpoint@1���:�endpoint@2���:�endpoint@3���:�endpoint@4���:8iommu@ff903f00rockchip,iommu���?�v��� �aclkifaceN /�okay:�isp0@ff910000rockchip,rk3399-cif-isp���@�+�n���ispaclkhclk (����dphyN �disabledports+port@0�+iommu@ff914000rockchip,iommu ���@��P�+��� �aclkiface /N :�isp1@ff920000rockchip,rk3399-cif-isp���@�,�o���ispaclkhclk (����dphyN �disabledports+port@0�+iommu@ff924000rockchip,iommu ���@��P�,��� �aclkiface /N :�hdmi-soundsimple-audio-card $i2s = Whdmi-sound�okaysimple-audio-card,cpu n�simple-audio-card,codec n�hdmi@ff940000rockchip,rk3399-dw-hdmi����(�tqpo�iahbisfrcecgrfrefNS\��okay x� �� ���default��:�portsport+endpoint@0���:�endpoint@1���:�mipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi�����- ��p�o�refpclkphy_cfggrfN���apb\+ �disabledports+port@0�+endpoint@0���:�endpoint@1���:�mipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi������. ��q�o�refpclkphy_cfggrfN���apb\+ � �disabled:�ports+port@0�+endpoint@0���:�endpoint@1���:�edp@ff970000rockchip,rk3399-edp����� �jlo �dppclkgrf�default��N��dp\ �disabledports+port@0�+endpoint@0���:�endpoint@1���:�gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860���0� mjobmmugpu���N#�okay� ��:dpinctrlrockchip,rk3399-pinctrl\�+�gpio@ff720000rockchip,gpio-bank��r�}� � �9F:(gpio@ff730000rockchip,gpio-bank��s�}� � �9F:=gpio@ff780000rockchip,gpio-bank��x�P� � �9F:�gpio@ff788000rockchip,gpio-bank��x��Q� � �9F:#gpio@ff790000rockchip,gpio-bank��y�R� � �9F:pcfg-pull-up �:�pcfg-pull-down �:�pcfg-pull-none �:�pcfg-pull-none-12ma � � :�pcfg-pull-none-13ma � � :�pcfg-pull-none-18ma � �pcfg-pull-none-20ma � �:�pcfg-pull-up-2ma � �pcfg-pull-up-8ma � �pcfg-pull-up-18ma � �pcfg-pull-up-20ma � �:�pcfg-pull-down-4ma � �pcfg-pull-down-8ma � �pcfg-pull-down-12ma � � pcfg-pull-down-18ma � �pcfg-pull-down-20ma � �pcfg-output-high pcfg-output-low pcfg-input-enable pcfg-input-pull-up  �pcfg-input-pull-down  �clockclk-32k (�cifcif-clkin ( �cif-clkouta ( �edpedp-hpd (�:�gmacrgmii-pins� (�� � � � ����������:"rmii-pins� ( � � � � ������i2c0i2c0-xfer (��:�i2c1i2c1-xfer (��::i2c2i2c2-xfer (��:?i2c3i2c3-xfer (��:@i2c4i2c4-xfer ( � �:�i2c5i2c5-xfer ( � �:Ai2c6i2c6-xfer ( � �:Bi2c7i2c7-xfer (��:Ci2c8i2c8-xfer (��:�i2s0i2s0-2ch-bus` (������:�i2s0-8ch-bus� (���������i2s0-8ch-bus-bclk-off� (���������:�i2s1i2s1-2ch-busP (�����:�i2s1-2ch-bus-bclk-offP (�����sdio0sdio0-bus1 (�sdio0-bus4@ (����:%sdio0-cmd (�:&sdio0-clk (�:'sdio0-cd (�sdio0-pwr (�sdio0-bkpwr (�sdio0-wp (�sdio0-int (�sdmmcsdmmc-bus1 (�sdmmc-bus4@ (� � � �:,sdmmc-clk ( �:)sdmmc-cmd ( �:+sdmmc-cd (�:*sdmmc-wp (�suspendap-pwroff (�ddrio-pwroff (�spdifspdif-bus (�:�spdif-bus-1 (�spi0spi0-clk (�:Kspi0-cs0 (�:Nspi0-cs1 (�spi0-tx (�:Lspi0-rx (�:Mspi1spi1-clk ( �:Ospi1-cs0 ( �:Rspi1-rx (�:Qspi1-tx (�:Pspi2spi2-clk ( �:Sspi2-cs0 ( �:Vspi2-rx ( �:Uspi2-tx ( �:Tspi3spi3-clk (�:~spi3-cs0 (�:�spi3-rx (�:�spi3-tx (�:spi4spi4-clk (�:Wspi4-cs0 (�:Zspi4-rx (�:Yspi4-tx (�:Xspi5spi5-clk (�:\spi5-cs0 (�:_spi5-rx (�:^spi5-tx (�:]testclktest-clkout0 (�test-clkout1 (�test-clkout2 (�tsadcotp-pin (�:eotp-out (�:fuart0uart0-xfer (��:Duart0-cts (�:Euart0-rts (�:Fuart1uart1-xfer ( � �:Guart2auart2a-xfer (� �uart2buart2b-xfer (��uart2cuart2c-xfer (��:Huart3uart3-xfer (��:Iuart3-cts (�uart3-rts (�uart4uart4-xfer (��:�uarthdcpuarthdcp-xfer (��pwm0pwm0-pin (�:�pwm0-pin-pull-down (�vop0-pwm-pin (�vop1-pwm-pin (�pwm1pwm1-pin (�:�pwm1-pin-pull-down (�pwm2pwm2-pin (�:�pwm2-pin-pull-down (�pwm3apwm3a-pin (�:�pwm3bpwm3b-pin (�hdmihdmi-i2c-xfer (��hdmi-cec (�:�pciepci-clkreqn-cpm (�pci-clkreqnb-cpm (�:pcie-pwr-en (�:�btbt-enable-h ( �bt-host-wake-l (�bt-wake-l (�es8316hp-detect (�:;hp-int (�:<ledsuser-led2 (�:�pmicpmic-int-l (�:�vsel1-pin (�:�vsel2-pin (�:�usb-typecvcc5v0-typec-en (�:�usb2vcc5v0-host-en (�:�wifiwifi-enable-h ( �:�wifi-host-wake-l (�opp-table-0operating-points-v2 6: opp00 AQ� H 5 V�@opp01 A#�F H ��opp02 A0�, H �Popp03 A<� H ��opp04 AG�� H��opp05 ATfr H��opp06 AZJ H�0opp-table-1operating-points-v2 6: opp00 AQ� H 5 V�@opp01 A#�F H 5opp02 A0�, H ��opp03 A<� H �Popp04 AG�� H ��opp05 ATfr H��opp06 A_�" H�opp07 AkI� H�0opp08 Ax)� H�opp-table-2operating-points-v2:�opp00 A �� H 5opp01 A��@ H 5opp02 Aׄ H ��opp03 A�e H �Popp04 A#�F HHopp05 A/� Hg8chosen gserial2:1500000n8external-gmac-clock fixed-clock sY@ clkin_gmac/: leds gpio-leds�default��led-0 sstatus | �# �heartbeatsdio-pwrseqmmc-pwrseq-simple�� �ext_clock�default�� �( :$soundaudio-graph-card �Analog �� �=sound-ditaudio-graph-card �SPDIF ��spdif-ditlinux,spdif-dit�portendpoint��:�vbus-typec-regulatorregulator-fixed � �=�default�� .vbus_typec= �dc-12vregulator-fixed .vcc12v_dcin=Qc�{�:�vcc3v3-lan-regulatorregulator-fixed .vcc3v3_lan=Qc2Z�{2Z� �:!vcc3v3-pcie-regulatorregulator-fixed � ���default�� .vcc3v3_pcie=Q �:vcc3v3-sysregulator-fixed .vcc3v3_sys=Qc2Z�{2Z� �:�vcc5v0-host-regulatorregulator-fixed � ��default�� .vcc5v0_host= �:�vcc-sysregulator-fixed .vcc5v0_sys=QcLK@{LK@ �:�vcc-0v9regulator-fixed.vcc_0v9=Qc ��{ �� �:vdd-logpwm-regulator ��a� ��.vdd_log=Qc 5{\�opp-table-3operating-points-v2:opp00 Aׄ H ��opp01 A'�Z� H ��opp02 A/� H ��opp03 A7P( HH compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4mmc0mmc1cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleduration-usexit-latency-usentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesep-gpiosnum-lanespinctrl-0pinctrl-namesvpcie0v9-supplyvpcie1v8-supplyvpcie3v3-supplyinterrupt-controllerpower-domainsrockchip,grfsnps,txpblassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sdio-irqcap-sd-highspeedkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescap-mmc-highspeedcd-gpiosdisable-wparasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobedr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsreg-shiftreg-io-widthdmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorvin-supply#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsaudio-supplybt656-supplygpio1830-supplysdmmc-supply#phy-cellsdrive-impedance-ohmrockchip,capture-channelsrockchip,playback-channelsdai-formatmclk-fsrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiavdd-0v9-supplyavdd-1v8-supplyddc-i2c-busmali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathfunctioncolorlinux,default-triggerreset-gpioslabeldaishp-det-gpioenable-active-highpwmspwm-supply