� ����8�( Y�T)rockchip,rk3399-orangepirockchip,rk3399 +7Orange Pi RK3399 Boardaliases=/ethernet@fe300000G/i2c@ff3c0000L/i2c@ff110000Q/i2c@ff120000V/i2c@ff130000[/i2c@ff3d0000`/i2c@ff140000e/i2c@ff150000j/i2c@ff160000o/i2c@ff3e0000t/serial@ff180000|/serial@ff190000�/serial@ff1a0000�/serial@ff1b0000�/serial@ff370000�/mmc@fe310000�/mmc@fe320000�/mmc@fe330000cpus+cpu-mapcluster0core0�core1�core2�core3�cluster1core0�core1�cpu@0�cpuarm,cortex-a53��psci�����d  4 ?cpu@1�cpuarm,cortex-a53��psci�����d  4 ?cpu@2�cpuarm,cortex-a53��psci�����d  4 ?cpu@3�cpuarm,cortex-a53��psci�����d  4 ?cpu@100�cpuarm,cortex-a72��psci�� ���  4?thermal-idle�G'S�cpu@101�cpuarm,cortex-a72��psci�� ���  4?thermal-idle�G'S�idle-statescpscicpu-sleeparm,idle-statep��xS���? cluster-sleeparm,idle-statep���S���? display-subsystemrockchip,display-subsystem�memory-controllerrockchip,rk3399-dmc�����dmc_clk �disabledpmu_a53arm,cortex-a53-pmu�pmu_a72arm,cortex-a72-pmu�psci arm,psci-1.0�smctimerarm,armv8-timer@�   �xin24m fixed-clockn6!xin24m4?�pcie@f8000000rockchip,rk3399-pcie ���Aaxi-baseapb-base�pci+K\h ���G��aclkaclk-perfhclkpm0�123rsyslegacyclient�`��� �,�pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38ɂ��������8��������(�coremgmtmgmt-stickypipepmpclkaclk �disabledinterrupt-controller�K?ethernet@fe300000rockchip,rk3399-gmac��0� rmacirq8�ighfj�fM�stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac��� �stmmaceth�okay�.EinputR]rgmiifqdefault �(�mdiosnps,dwmac-mdio+ethernet-phy@1� � �'�u0 � ?mmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc��1@�@���� ��M���biuciuciu-driveciu-sample���y�reset�okay������ +!6qdefault "#$D+wifi@1�brcm,bcm4329-fmac %� rhost-wakeqdefault&mmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc��2@�A��р�R �� ��L���biuciuciu-driveciu-sample���z�reset�okay�g� y%�р qdefault'()*�+�,mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1��3� �NR ���N��clk_xinclk_ahb!emmc_cardclock4�- �phy_arasan���okay���6?�usb@fe380000 generic-ehci��8����.�/�usb�okayusb@fe3a0000 generic-ohci��:����.�/�usb�okayusb@fe3c0000 generic-ehci��<����0�1�usb�okayusb@fe3e0000 generic-ohci��>� ���0�1�usb�okaydebug@fe430000&arm,coresight-cpu-debugarm,primecell��C�M �apb_pclk�debug@fe432000&arm,coresight-cpu-debugarm,primecell��C �M �apb_pclk�debug@fe434000&arm,coresight-cpu-debugarm,primecell��C@�M �apb_pclk�debug@fe436000&arm,coresight-cpu-debugarm,primecell��C`�M �apb_pclk�debug@fe610000&arm,coresight-cpu-debugarm,primecell��a�L �apb_pclk�debug@fe710000&arm,coresight-cpu-debugarm,primecell��q�L �apb_pclk�usb@fe800000rockchip,rk3399-dwc3+�0�������G�ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�% �usb3-otg�okayusb@fe800000 snps,dwc3����i�����refbus_earlysuspend�host�23�usb2-phyusb3-phy �utmi_wide�5No��okayusb@fe900000rockchip,rk3399-dwc3+�0�������G�ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�& �usb3-otg�okayusb@fe900000 snps,dwc3����n�����refbus_earlysuspend�host�45�usb2-phyusb3-phy �utmi_wide�5No��okaydp@fec00000rockchip,rk3399-cdn-dp���� r�R�� �� �ru�o�core-clkpclkspdifgrf�67� �HJ��spdifdptxapbcore� �disabledportsport+endpoint@0��8?�endpoint@1��9?�interrupt-controller@fee00000 arm,gic-v3K+��P����� ������� ?interrupt-controller@fee20000arm,gic-v3-its�����?ppi-partitionsinterrupt-partition-0�?interrupt-partition-1�?saradc@ff100000rockchip,rk3399-saradc���>��Pe�saradcapb_pclk�� �saradc-apb�okay�:?�i2c@ff110000rockchip,rk3399-i2c��AR ���AU �i2cpclk�;qdefault;+�okay�� i2c@ff120000rockchip,rk3399-i2c��BR ���BV �i2cpclk�#qdefault<+ �disabledi2c@ff130000rockchip,rk3399-i2c��CR ���CW �i2cpclk�"qdefault=+�okay�� ?�i2c@ff140000rockchip,rk3399-i2c��DR ���DX �i2cpclk�&qdefault>+ �disabledi2c@ff150000rockchip,rk3399-i2c��ER ���EY �i2cpclk�%qdefault?+ �disabledi2c@ff160000rockchip,rk3399-i2c��FR ���FZ �i2cpclk�$qdefault@+ �disabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart���Q`�baudclkapb_pclk�c",qdefault ABC�okaybluetoothbrcm,bcm43438-bt�D�lpo 9E M% _% qdefault FGHnIzJserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart���Ra�baudclkapb_pclk�b",qdefaultK �disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart���Sb�baudclkapb_pclk�d",qdefaultL�okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart���Tc�baudclkapb_pclk�e",qdefaultM �disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi���G[�spiclkapb_pclk�D�N N �txrxqdefaultOPQR+ �disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi���H\�spiclkapb_pclk�5�N N �txrxqdefaultSTUV+ �disabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi���I]�spiclkapb_pclk�4�NN�txrxqdefaultWXYZ+ �disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi���J^�spiclkapb_pclk�C�NN�txrxqdefault[\]^+ �disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi�� �K_�spiclkapb_pclk���__ �txrxqdefault`abc�+ �disabledthermal-zonescpu-thermal�d���dtripscpu_alert0�p���passive?ecpu_alert1�$����passive?fcpu_crit�s�� �criticalcooling-mapsmap0�e�����������������map1�fH�������������������������������������������������gpu-thermal�d���dtripsgpu_alert0�$����passive?ggpu_crit�s�� �criticalcooling-mapsmap0�g �h��������tsadc@ff260000rockchip,rk3399-tsadc��&�aOR q��Od�tsadcapb_pclk�� �tsadc-apb�sqinitdefaultsleepi ji �okay6M?dqos@ffa58000rockchip,rk3399-qossyscon���� ?rqos@ffa5c000rockchip,rk3399-qossyscon���� ?sqos@ffa60080rockchip,rk3399-qossyscon���� qos@ffa60100rockchip,rk3399-qossyscon��� qos@ffa60180rockchip,rk3399-qossyscon���� qos@ffa70000rockchip,rk3399-qossyscon��� ?vqos@ffa70080rockchip,rk3399-qossyscon���� ?wqos@ffa74000rockchip,rk3399-qossyscon���@ ?tqos@ffa76000rockchip,rk3399-qossyscon���` ?uqos@ffa90000rockchip,rk3399-qossyscon��� ?xqos@ffa98000rockchip,rk3399-qossyscon���� ?kqos@ffaa0000rockchip,rk3399-qossyscon��� ?yqos@ffaa0080rockchip,rk3399-qossyscon���� ?zqos@ffaa8000rockchip,rk3399-qossyscon���� ?{qos@ffaa8080rockchip,rk3399-qossyscon����� ?|qos@ffab0000rockchip,rk3399-qossyscon��� ?lqos@ffab0080rockchip,rk3399-qossyscon���� ?mqos@ffab8000rockchip,rk3399-qossyscon���� ?nqos@ffac0000rockchip,rk3399-qossyscon��� ?oqos@ffac0080rockchip,rk3399-qossyscon���� ?pqos@ffac8000rockchip,rk3399-qossyscon���� ?}qos@ffac8080rockchip,rk3399-qossyscon����� ?~qos@ffad0000rockchip,rk3399-qossyscon��� ?qos@ffad8080rockchip,rk3399-qossyscon����� qos@ffae0000rockchip,rk3399-qossyscon��� ?qpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd��1power-controller!rockchip,rk3399-power-controllerh+?power-domain@34�"���|khpower-domain@33�!���|lmhpower-domain@31����|nhpower-domain@32� ���|ophpower-domain@35�#��|qhpower-domain@25��lhpower-domain@23���|rhpower-domain@22���f|shpower-domain@27���L|thpower-domain@28���|uhpower-domain@8��~}hpower-domain@9� ��hpower-domain@24���|vwhpower-domain@15�h+power-domain@21����r|xhpower-domain@19����|yzhpower-domain@20����|{|hpower-domain@16�h+power-domain@17����|}~hpower-domain@18����|hsyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd��2?io-domains&rockchip,rk3399-pmu-io-voltage-domain�okay��spi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi��5����spiclkapb_pclk�<qdefault����+ �disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart��7���"�baudclkapb_pclk�f",qdefault� �disabledi2c@ff3c0000rockchip,rk3399-i2c��<� R ���� � �i2cpclk�9qdefault�+�okay��� pmic@1brockchip,rk808� ��4!rtc_clko_socrtc_clko_wifiqdefault����I�I�I�I�I�I II!I.I;Iz�?DregulatorsDCDC_REG1 Hvdd_centerWk} �`��`�qregulator-state-mem�DCDC_REG2 Hvdd_cpu_lWk} �`��`�q? regulator-state-mem�DCDC_REG3Hvcc_ddrWkregulator-state-mem�DCDC_REG4Hvcc_1v8Wk}w@�2Z�?Jregulator-state-mem��w@LDO_REG1 Hvcc1v8_dvpWk}w@�3�@regulator-state-mem�LDO_REG2 Hvcc3v0_tpWk}w@�3�@regulator-state-mem�LDO_REG3Hvcc1v8_pmupllWk} 5�&%�regulator-state-mem��w@LDO_REG4 Hvcc_sdioWk}w@�3�@?,regulator-state-mem��-��LDO_REG5Hvcca3v0_codecWk}w@�3�@regulator-state-mem�LDO_REG6Hvcc_1v5Wk} 5�&%�regulator-state-mem���`LDO_REG7Hvcca1v8_codecWk} 5�&%�?�regulator-state-mem�LDO_REG8Hvcc_3v0Wk}w@�3�@?�regulator-state-mem��-��SWITCH_REG1 Hvcc3v3_s3Wk?regulator-state-mem�SWITCH_REG2 Hvcc3v3_s0Wkregulator-state-mem�regulator@40silergy,syr827�@ qdefault� Hvdd_cpu_b} �4��`��Wk ,I?regulator-state-mem�regulator@41silergy,syr828�A qdefault�Hvdd_gpu} �4��`��Wk ,I?�regulator-state-mem�i2c@ff3d0000rockchip,rk3399-i2c��=� R ���� � �i2cpclk�8qdefault�+�okay��� ak09911@casahi-kasei,ak09911�  7 Bmpu6500@68invensense,mpu6500�h ��qdefault�zlsm6ds3@6a st,lsm6ds3�j ��qdefault� 7zcm32181@10capella,cm32181� ��qdefault� 7fusb302@22 fcs,fusb302�" ��qdefault� M�connectorusb-c-connector Yhost cUSB-C iB@ {dual ��� ��� �sinkports+port@0�endpoint��?�port@1�endpoint��?�port@2�endpoint��?�i2c@ff3e0000rockchip,rk3399-i2c��>� R ���� � �i2cpclk�:qdefault�+ �disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm��B �qdefault����okaypwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm��B �qdefault��� �disabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm��B  �qdefault����okay?�pwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm��B0 �qdefault��� �disableddfi@ff630000��c@rockchip,rk3399-dfi����y �pclk_ddr_mon �disabled?video-codec@ff650000rockchip,rk3399-vpu��e �rq rvepuvdpu��� �aclkhclk ���iommu@ff650800rockchip,iommu��e@�s��� �aclkiface ��?�video-codec@ff660000rockchip,rk3399-vdec��f�t ������axiahbcabaccore ��� iommu@ff660480rockchip,iommu ��f�@�f�@�u��� �aclkiface�  �?�iommu@ff670800rockchip,iommu��g@�*��� �aclkiface � �disabledrga@ff680000rockchip,rk3399-rga��h�7���m�aclkhclksclk�jgi �coreaxiahb�!efuse@ff690000rockchip,rk3399-efuse��i�+�} �pclk_efusecpu-id@7�cpu-leakage@17�gpu-leakage@18�center-leakage@19�cpu-leakage@1a�logic-leakage@1b�wafer-info@1c�dma-controller@ff6d0000arm,pl330arm,primecell��m@ � � ��� �apb_pclk?_dma-controller@ff6e0000arm,pl330arm,primecell��n@ � � ��� �apb_pclk?Nclock-controller@ff750000rockchip,rk3399-pmucru��u���xin24m4 ��R(J�?�clock-controller@ff760000rockchip,rk3399-cru��v���xin24m4 ����@��B��C��x�DR#g��/�;���рxh�<4`�������#�F�����ׄׄ �� ��ׄ?syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd��w+?io-domains"rockchip,rk3399-io-voltage-domain�okay �� � , �mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0�w�o�dphy-refdphy-cfggrf� 0 �disabled?�usb2phy@e450rockchip,rk3399-usb2phy��P�{�phyclk4!clk_usbphy0_480m�okay?.host-port 0� rlinestate�okayR�?/otg-port 00�ghjrotg-bvalidotg-idlinestate�okayR�?2portendpoint��?�usb2phy@e460rockchip,rk3399-usb2phy��`�|�phyclk4!clk_usbphy1_480m�okay?0host-port 0� rlinestate�okayR�?1otg-port 00�lmorotg-bvalidotg-idlinestate�okay?4phy@f780rockchip,rk3399-emmc-phy���$���emmcclk ;2 0�okay?-pcie-phyrockchip,rk3399-pcie-phy���refclk 0���phy �disabled?phy@ff7c0000rockchip,rk3399-typec-phy��|�~}�tcpdcoretcpdphy-ref~R�������L�uphyuphy-pipeuphy-tcphy�okaydp-port 0?6portendpoint��?�usb3-port 0?3portendpoint��?�phy@ff800000rockchip,rk3399-typec-phy������tcpdcoretcpdphy-ref�R���� ���M�uphyuphy-pipeuphy-tcphy�okaydp-port 0?7usb3-port 0?5watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt�����|�xrktimer@ff850000rockchip,rk3399-timer����Q�hZ �pclktimerspdif@ff870000rockchip,rk3399-spdif����B�_�tx �mclkhclk�U�qdefault��� �disabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s����'�__�txrx�i2s_clki2s_hclk�V�qbclk_onbclk_off� ��� �disabledi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s����(�__�txrx�i2s_clki2s_hclk�W�qdefault��� �disabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s����)�__�txrx�i2s_clki2s_hclk�X��� �disabled?�vop@ff8f0000rockchip,rk3399-vop-lit ��� �� �w��Rׄ�������aclk_vopdclk_vophclk_vop ���� �axiahbdclk�okayport+?endpoint@0���?�endpoint@1���?�endpoint@2���?�endpoint@3���?�endpoint@4���?9iommu@ff8f3f00rockchip,iommu���?�w��� �aclkiface� ��okay?�vop@ff900000rockchip,rk3399-vop-big ��� �� �v��Rׄ�������aclk_vopdclk_vophclk_vop ���� �axiahbdclk�okayport+?endpoint@0���?�endpoint@1���?�endpoint@2���?�endpoint@3���?�endpoint@4���?8iommu@ff903f00rockchip,iommu���?�v��� �aclkiface� ��okay?�isp0@ff910000rockchip,rk3399-cif-isp���@�+�n���ispaclkhclk �����dphy� �disabledports+port@0�+iommu@ff914000rockchip,iommu ���@��P�+��� �aclkiface �� O?�isp1@ff920000rockchip,rk3399-cif-isp���@�,�o���ispaclkhclk �����dphy� �disabledports+port@0�+iommu@ff924000rockchip,iommu ���@��P�,��� �aclkiface �� O?�hdmi-soundsimple-audio-card ji2s � �hdmi-sound�okaysimple-audio-card,cpu ��simple-audio-card,codec ��hdmi@ff940000rockchip,rk3399-dw-hdmi����(�tqpo�iahbisfrcecgrfref�,��okay ��?�portsport+endpoint@0���?�endpoint@1���?�mipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi�����- ��p�o�refpclkphy_cfggrf����apb+ �disabledports+port@0�+endpoint@0���?�endpoint@1���?�mipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi������. ��q�o�refpclkphy_cfggrf����apb+ 0 �disabled?�ports+port@0�+endpoint@0���?�endpoint@1���?�edp@ff970000rockchip,rk3399-edp����� �jlo �dppclkgrfqdefault����dp �disabledports+port@0�+endpoint@0���?�endpoint@1���?�gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860���0� rjobmmugpu����#�okay � ��?hpinctrlrockchip,rk3399-pinctrl�+�gpio@ff720000rockchip,gpio-bank��r��� � ��K?%gpio@ff730000rockchip,gpio-bank��s��� � ��K?�gpio@ff780000rockchip,gpio-bank��x�P� � ��K?Egpio@ff788000rockchip,gpio-bank��x��Q� � ��K? gpio@ff790000rockchip,gpio-bank��y�R� � ��K?�pcfg-pull-up �?�pcfg-pull-down �?�pcfg-pull-none ?�pcfg-pull-none-12ma   ?�pcfg-pull-none-13ma   ?�pcfg-pull-none-18ma  pcfg-pull-none-20ma  pcfg-pull-up-2ma � pcfg-pull-up-8ma � pcfg-pull-up-18ma � pcfg-pull-up-20ma � pcfg-pull-down-4ma � pcfg-pull-down-8ma � pcfg-pull-down-12ma �  pcfg-pull-down-18ma � pcfg-pull-down-20ma � pcfg-output-high *pcfg-output-low 6pcfg-input-enable Apcfg-input-pull-up A �pcfg-input-pull-down A �clockclk-32k N�cifcif-clkin N �cif-clkouta N �edpedp-hpd N�?�gmacrgmii-pins� N�� � � � ����������?rmii-pins� N � � � � ������phy-intb N �?phy-rstb N�?i2c0i2c0-xfer N��?�i2c1i2c1-xfer N��?;i2c2i2c2-xfer N��?<i2c3i2c3-xfer N��?=i2c4i2c4-xfer N � �?�i2c5i2c5-xfer N � �?>i2c6i2c6-xfer N � �??i2c7i2c7-xfer N��?@i2c8i2c8-xfer N��?�i2s0i2s0-2ch-bus` N������i2s0-8ch-bus� N���������?�i2s0-8ch-bus-bclk-off� N���������?�i2s1i2s1-2ch-busP N�����?�i2s1-2ch-bus-bclk-offP N�����sdio0sdio0-bus1 N�sdio0-bus4@ N����?"sdio0-cmd N�?#sdio0-clk N�?$sdio0-cd N�sdio0-pwr N�sdio0-bkpwr N�sdio0-wp N�sdio0-int N�sdmmcsdmmc-bus1 N�sdmmc-bus4@ N� � � �?*sdmmc-clk N �?'sdmmc-cmd N �?(sdmmc-cd N�?)sdmmc-wp N�suspendap-pwroff N�ddrio-pwroff N�spdifspdif-bus N�?�spdif-bus-1 N�spi0spi0-clk N�?Ospi0-cs0 N�?Rspi0-cs1 N�spi0-tx N�?Pspi0-rx N�?Qspi1spi1-clk N �?Sspi1-cs0 N �?Vspi1-rx N�?Uspi1-tx N�?Tspi2spi2-clk N �?Wspi2-cs0 N �?Zspi2-rx N �?Yspi2-tx N �?Xspi3spi3-clk N�?�spi3-cs0 N�?�spi3-rx N�?�spi3-tx N�?�spi4spi4-clk N�?[spi4-cs0 N�?^spi4-rx N�?]spi4-tx N�?\spi5spi5-clk N�?`spi5-cs0 N�?cspi5-rx N�?bspi5-tx N�?atestclktest-clkout0 N�test-clkout1 N�test-clkout2 N�tsadcotp-pin N�?iotp-out N�?juart0uart0-xfer N��?Auart0-cts N�?Buart0-rts N�?Cuart1uart1-xfer N � �?Kuart2auart2a-xfer N� �uart2buart2b-xfer N��uart2cuart2c-xfer N��?Luart3uart3-xfer N��?Muart3-cts N�uart3-rts N�uart4uart4-xfer N��?�uarthdcpuarthdcp-xfer N��pwm0pwm0-pin N�?�pwm0-pin-pull-down N�vop0-pwm-pin N�vop1-pwm-pin N�pwm1pwm1-pin N�?�pwm1-pin-pull-down N�pwm2pwm2-pin N�?�pwm2-pin-pull-down N�pwm3apwm3a-pin N�?�pwm3bpwm3b-pin N�hdmihdmi-i2c-xfer N��hdmi-cec N�pciepci-clkreqn-cpm N�pci-clkreqnb-cpm N�buttonspwr-btn N�?�pmiccpu-b-sleep N�?�gpu-sleep N�?�pmic-int-l N�?�sdsdmmc0-pwr-h N�?�usb2vcc5v0-host-en N�?�vcc5v0-typec-en N�?�sdio-pwrseqwifi-reg-on-h N �?�wifiwifi-host-wake-l N�?&bluetoothbt-enable-h N �?Hbt-host-wake-l N�?Fbt-wake-l N�?Gmpu6500gsensor-int-l N�?�lsm6ds3gyr-int-l N�?�cm32181light-int-l N�?�fusb302chg-cc-int-l N�?�opp-table-0operating-points-v2 \? opp00 gQ� n �� ��� |�@opp01 g#�F n �� ���opp02 g0�, n �P �P�opp03 g<� nHH�opp04 gG�� nB@B@�opp05 gTfr n*�*��opp-table-1operating-points-v2 \? opp00 gQ� n �� ��� |�@opp01 g#�F n �� ���opp02 g0�, n �� ���opp03 g<� n Y� Y��opp04 gG�� n~�~��opp05 gTfr n�����opp06 g_�" n�����opp07 gkI� nO�O��opp-table-2operating-points-v2?�opp00 g �� n �� ���0opp01 g��@ n �� ���0opp02 gׄ n �� ���0opp03 g�e n Y� Y��0opp04 g#�F nHH�0opp05 g/� n�����0chosen �serial2:1500000n8external-gmac-clock fixed-clocksY@ !clkin_gmac4?adc-keys adc-keys �� �buttons �w@ �dbutton-up cVolume Up �s ���button-down cVolume Down �r ���button-back cBack �� ��button-menu cMenu �� � �dc-12vregulator-fixedHdc_12vWk}���?�gpio-keys gpio-keys key-power d �% cGPIO Power �t qdefault��sdio-pwrseqmmc-pwrseq-simple�D �ext_clockqdefault� �% ?!vcc1v8-s3regulator-fixed Hvcc1v8_s3Wk}w@�w@ ,J?:vcc3v0-sdregulator-fixed 1 D%qdefault�k�-��}-�� Hvcc3v0_sd ,I?+vcc3v3-sysregulator-fixed Hvcc3v3_sysWk}2Z��2Z� ,�?Ivcc5v0-host-regulatorregulator-fixed 1 D�qdefault� Hvcc5v0_hostW ,�?�vbus-typec-regulatorregulator-fixed 1 D�qdefault� Hvbus_typec ,�?�vcc-sysregulator-fixedHvcc_sysWk}LK@�LK@ ,�?�vdd-logpwm-regulator I�a� N�Hvdd_logWk} 5�\� compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4mmc0mmc1mmc2cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleduration-usexit-latency-usentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesinterrupt-controllerpower-domainsrockchip,grfsnps,txpblassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modephy-handlepinctrl-namespinctrl-0tx_delayrx_delayreset-assert-usreset-deassert-usreset-gpiosmax-frequencyfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqdisable-wpkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescap-mmc-highspeedcd-gpiosvmmc-supplyvqmmc-supplyarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobedr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsreg-shiftreg-io-widthdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosvbat-supplyvddio-supplydmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorvin-supplyvdd-supplyvid-supplyvbus-supplydata-rolelabelop-sink-microwattpower-rolesink-pdossource-pdostry-power-role#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdrive-impedance-ohmrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busmali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallinux,codepress-threshold-microvoltautorepeatdebounce-intervallinux,input-typeenable-active-highgpiopwmspwm-supply