� ��j�8d�(Ydl#geekbuying,geekboxrockchip,rk3368 +7GeekBoxaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff660000Q/i2c@ff140000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/serial@ff180000m/serial@ff190000u/serial@ff690000}/serial@ff1b0000�/serial@ff1c0000�/spi@ff110000�/spi@ff120000�/spi@ff130000�/mmc@ff0f0000cpus+cpu-mapcluster0core0�core1�core2�core3�cluster1core0�core1�core2�core3� cpu@0�cpuarm,cortex-a53��psci��cpu@1�cpuarm,cortex-a53��psci��cpu@2�cpuarm,cortex-a53��psci��cpu@3�cpuarm,cortex-a53��psci�� cpu@100�cpuarm,cortex-a53��psci��cpu@101�cpuarm,cortex-a53��psci��cpu@102�cpuarm,cortex-a53��psci��cpu@103�cpuarm,cortex-a53��psci��arm-pmuarm,armv8-pmuv3`�pqrstuvw � psci arm,psci-0.2�smctimerarm,armv8-timer0� �� � �oscillator fixed-clock�n6xin24m�Ammc@ff0c00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc�� @(�р 6 � D r v=biuciuciu-driveciu-sampleI � T �[reset gdisabledmmc@ff0d00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc�� @(�р 6 � E s w=biuciuciu-driveciu-sampleI �!T �[reset gdisabledmmc@ff0f00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc��@(�р 6 � G u y=biuciuciu-driveciu-sampleI �#T �[resetgokaynx��р�� � �default � saradc@ff100000rockchip,saradc�� �$�6 I [=saradcapb_pclkT W [saradc-apb gdisabledspi@ff110000(rockchip,rk3368-spirockchip,rk3066-spi��6 A R=spiclkapb_pclk �,�default�+ gdisabledspi@ff120000(rockchip,rk3368-spirockchip,rk3066-spi��6 B S=spiclkapb_pclk �-�default�+ gdisabledspi@ff130000(rockchip,rk3368-spirockchip,rk3066-spi��6 C T=spiclkapb_pclk �)�default�+ gdisabledi2c@ff140000(rockchip,rk3368-i2crockchip,rk3288-i2c�� �>+=i2c6 N�default� gdisabledi2c@ff150000(rockchip,rk3368-i2crockchip,rk3288-i2c�� �?+=i2c6 O�default� gdisabledi2c@ff160000(rockchip,rk3368-i2crockchip,rk3288-i2c�� �@+=i2c6 P�default� gdisabledi2c@ff170000(rockchip,rk3368-i2crockchip,rk3288-i2c�� �A+=i2c6 Q�default� gdisabledserial@ff180000&rockchip,rk3368-uartsnps,dw-apb-uart���n66 M U=baudclkapb_pclk �7�� gdisabledserial@ff190000&rockchip,rk3368-uartsnps,dw-apb-uart���n66 N V=baudclkapb_pclk �8�� gdisabledserial@ff1b0000&rockchip,rk3368-uartsnps,dw-apb-uart���n66 P X=baudclkapb_pclk �:�� gdisabledserial@ff1c0000&rockchip,rk3368-uartsnps,dw-apb-uart���n66 Q Y=baudclkapb_pclk �;�� gdisableddma-controller@ff250000arm,pl330arm,primecell��%@���6 � =apb_pclkthermal-zonescpu-thermal/dE�S tripscpu_alert0c$�o��passive�!cpu_alert1c8�o��passive�"cpu_critcso� �criticalcooling-mapsmap0z!0��������������������������������map1z"0������������������������ ��������gpu-thermal/dE�S tripsgpu_alert0c8�o��passive�#gpu_critc�8o� �criticalcooling-mapsmap0z#0��������������������������������tsadc@ff280000rockchip,rk3368-tsadc��( �%6 H Z=tsadcapb_pclkT � [tsadc-apb�initdefaultsleep�$�%�$��sgokay��� ethernet@ff290000rockchip,rk3368-gmac��) �macirq&86  f g c � � ]M=stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macgokay')rgmii2input? O(�default�)f0ousb@ff500000 generic-ehci��P �6 �gokayusb@ff5800002rockchip,rk3368-usbrockchip,rk3066-usbsnps,dwc2��X �6 �=otgxotg�����@@ gokaydma-controller@ff600000arm,pl330arm,primecell��`@���6 � =apb_pclk�Bi2c@ff650000(rockchip,rk3368-i2crockchip,rk3288-i2c��e6 L=i2c �<�default�*+gokaypmic@1brockchip,rk808��default�+, -���.�.�.�.. . %.1.>.K xin32krk808-clkout2regulatorsDCDC_REG1Xl~ �`��`�vdd_cpuDCDC_REG2Xl~ �`��`�vdd_logDCDC_REG3Xl�vcc_ddrDCDC_REG4Xl~2Z��2Z��vcc_io� LDO_REG1Xl~w@�w@ �vcc18_flash� LDO_REG2Xl~2Z��2Z� �vcc33_lcdLDO_REG3Xl~B@�B@�vdd_10LDO_REG4l~w@�w@�vcca_18LDO_REG5Xl~w@�2Z� �vccio_sdLDO_REG6Xl~B@�B@ �vdd10_lcdLDO_REG7Xl~w@�w@�vcc_18LDO_REG8Xl~w@�w@ �vcc18_lcdSWITCH_REG1�vcc_sdSWITCH_REG2Xl�vcc_lan�'i2c@ff660000(rockchip,rk3368-i2crockchip,rk3288-i2c��f �=+=i2c6 M�default�/ gdisabledpwm@ff680000(rockchip,rk3368-pwmrockchip,rk3288-pwm��h��default�06 _ gdisabledpwm@ff680010(rockchip,rk3368-pwmrockchip,rk3288-pwm��h��default�16 _ gdisabledpwm@ff680020(rockchip,rk3368-pwmrockchip,rk3288-pwm��h �6 _ gdisabledpwm@ff680030(rockchip,rk3368-pwmrockchip,rk3288-pwm��h0��default�26 _ gdisabledserial@ff690000&rockchip,rk3368-uartsnps,dw-apb-uart��i6 O W=baudclkapb_pclk �9�default�3��gokaymbox@ff6b0000rockchip,rk3368-mailbox��k0�����6 E =pclk_mailbox� gdisabledpower-management@ff730000&rockchip,rk3368-pmusysconsimple-mfd��spower-controller!rockchip,rk3368-power-controller�+�Epower-domain@12� �6 � � � � � � � � � � � � � c h g n o r s f d d h i l k j n m$�456789:;<�power-domain@14� 6 � � o p �=>?�power-domain@16�6 � � @�@�syscon@ff738000)rockchip,rk3368-pmugrfsysconsimple-mfd��s��Fio-domains&rockchip,rk3368-pmu-io-voltage-domain gdisabledreboot-modesyscon-reboot-mode��RB�RB�RB�  RB�clock-controller@ff760000rockchip,rk3368-cru��v6A=xin24m&,� syscon@ff770000&rockchip,rk3368-grfsysconsimple-mfd��w�&io-domains"rockchip,rk3368-io-voltage-domain gdisabledwatchdog@ff800000 rockchip,rk3368-wdtsnps,dw-wdt���6 p �Ogokaytimer@ff810000,rockchip,rk3368-timerrockchip,rk3288-timer���  �B6 a U =pclktimerspdif@ff880000rockchip,rk3368-spdif��� �66 S � =mclkhclk9B>tx�default�C gdisabledi2s-2ch@ff890000(rockchip,rk3368-i2srockchip,rk3066-i2s��� �(=i2s_clki2s_hclk6 T �9BB>txrx gdisabledi2s-8ch@ff898000(rockchip,rk3368-i2srockchip,rk3066-i2s���� �5=i2s_clki2s_hclk6 R �9BB>txrx�default�D gdisablediommu@ff900800rockchip,iommu��� �6 � � =aclkifaceHE V gdisablediommu@ff914000rockchip,iommu ���@��P �6 � � =aclkifaceVHE c gdisablediommu@ff930300rockchip,iommu��� �6 � � =aclkifaceHE V gdisablediommu@ff9a0440rockchip,iommu ���@@���@ � 6 � � =aclkifaceV gdisablediommu@ff9a0800rockchip,iommu����  6 � � =aclkifaceV gdisabledqos@ffad0000rockchip,rk3368-qossyscon��� �4qos@ffad0080rockchip,rk3368-qossyscon���� �5qos@ffad0100rockchip,rk3368-qossyscon��� �6qos@ffad0180rockchip,rk3368-qossyscon���� �7qos@ffad0200rockchip,rk3368-qossyscon��� �8qos@ffad0280rockchip,rk3368-qossyscon���� �9qos@ffad0300rockchip,rk3368-qossyscon��� �:qos@ffad0380rockchip,rk3368-qossyscon���� �;qos@ffad0400rockchip,rk3368-qossyscon��� �<qos@ffae0000rockchip,rk3368-qossyscon��� �=qos@ffae0100rockchip,rk3368-qossyscon��� �>qos@ffae0180rockchip,rk3368-qossyscon���� �?qos@ffaf0000rockchip,rk3368-qossyscon��� �@efuse@ffb00000rockchip,rk3368-efuse��� +6 q =pclk_efusecpu-leakage@17�temp-adjust@1f�interrupt-controller@ffb71000 arm,gic-400~�@����� ��@ ��`  � ��pinctrlrockchip,rk3368-pinctrl&�F+�gpio@ff750000rockchip,gpio-bank��u6 @ �Q��~��-gpio@ff780000rockchip,gpio-bank��x6 A �R��~�gpio@ff790000rockchip,gpio-bank��y6 B �S��~��Mgpio@ff7a0000rockchip,gpio-bank��z6 C �T��~��Jpcfg-pull-up��Hpcfg-pull-down�pcfg-pull-none��Gpcfg-pull-none-12ma�� �Iemmcemmc-clk G� emmc-cmd H�emmc-pwr Hemmc-bus1 Hemmc-bus4@ HHHHemmc-bus8� HHHHHHHH�gmacrgmii-pins� GGGI I III IGGGGGG�)rmii-pins� GGGI I IGGGGi2c0i2c0-xfer  GG�*i2c1i2c1-xfer  GG�/i2c2i2c2-xfer  GG�i2c3i2c3-xfer  GG�i2c4i2c4-xfer  GG�i2c5i2c5-xfer  GG�i2si2s-8ch-bus�  G GGGGGGGG�Dpwm0pwm0-pin G�0pwm1pwm1-pin G�1pwm3pwm3-pin G�2sdio0sdio0-bus1 Hsdio0-bus4@ HHHHsdio0-cmd Hsdio0-clk Gsdio0-cd Hsdio0-wp Hsdio0-pwr Hsdio0-bkpwr Hsdio0-int Hsdmmcsdmmc-clk  Gsdmmc-cmd  Hsdmmc-cd  Hsdmmc-bus1 Hsdmmc-bus4@ HHHHspdifspdif-tx G�Cspi0spi0-clk H�spi0-cs0 H�spi0-cs1 Hspi0-tx H�spi0-rx H�spi1spi1-clk H�spi1-cs0 H�spi1-cs1 Hspi1-rx H�spi1-tx H�spi2spi2-clk H�spi2-cs0 H�spi2-rx H�spi2-tx H�tsadcotp-pin G�$otp-out G�%uart0uart0-xfer  HGuart0-cts Guart0-rts Guart1uart1-xfer  HGuart1-cts Guart1-rts Guart2uart2-xfer  HG�3uart3uart3-xfer  HGuart3-cts Guart3-rts Guart4uart4-xfer  HGuart4-cts Guart4-rts Girir-int G�Kkeyspwr-key G�Lpmicpmic-sleep G�,pmic-int H�+chosenserial2:115200n8memory@0�memory��gmac-clk fixed-clock�sY@ ext_gmac�(ir-receivergpio-ir-receiver &J�default�Kgpio-keys gpio-keys�default�Lkey-power &- ,GPIO Power2t=gpio-leds gpio-ledsled-0 &M,geekbox:blue:ledKonled-1 &M,geekbox:red:ledKoffvcc-sys-regulatorregulator-fixed�vcc_sys~LK@�LK@Xl�. compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2mmc0cpudevice_typeregenable-method#cooling-cellsphandleinterruptsinterrupt-affinityclock-frequencyclock-output-names#clock-cellsmax-frequencyclocksclock-namesfifo-depthresetsreset-namesstatusbus-widthcap-mmc-highspeednon-removablevmmc-supplyvqmmc-supplypinctrl-namespinctrl-0#io-channel-cellsreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphy-supplyphy-modeclock_in_outassigned-clocksassigned-clock-parentstx_delayrx_delaydr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-name#pwm-cells#mbox-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsdmasdma-namespower-domains#iommu-cellsrockchip,disable-mmu-resetinterrupt-controller#interrupt-cellsrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsstdout-pathgpioslabellinux,codewakeup-sourcedefault-state