� ����8�X( f�  ;,DH electronics i.MX8M Plus DHCOM Premium Developer Kit (2)42dh,imx8mp-dhcom-pdk2dh,imx8mp-dhcom-somfsl,imx8mpaliases&=/soc@0/bus@30800000/ethernet@30bf0000&G/soc@0/bus@30800000/ethernet@30be0000"Q/soc@0/bus@30000000/gpio@30200000"W/soc@0/bus@30000000/gpio@30210000"]/soc@0/bus@30000000/gpio@30220000"c/soc@0/bus@30000000/gpio@30230000"i/soc@0/bus@30000000/gpio@30240000!o/soc@0/bus@30800000/i2c@30a20000!t/soc@0/bus@30800000/i2c@30a30000!y/soc@0/bus@30800000/i2c@30a40000!~/soc@0/bus@30800000/i2c@30a50000!�/soc@0/bus@30800000/i2c@30ad0000!�/soc@0/bus@30800000/i2c@30ae0000!�/soc@0/bus@30800000/mmc@30b40000!�/soc@0/bus@30800000/mmc@30b50000!�/soc@0/bus@30800000/mmc@30b60000$�/soc@0/bus@30800000/serial@30860000$�/soc@0/bus@30800000/serial@30890000$�/soc@0/bus@30800000/serial@30880000$�/soc@0/bus@30800000/serial@30a60000!�/soc@0/bus@30800000/spi@30bb0000(�/soc@0/bus@30800000/i2c@30a40000/rtc@51.�/soc@0/bus@30000000/snvs@30370000/snvs-rtc-lpcpus cpu@0�cpu2arm,cortex-a53���l��psci�� @*�7@I�Vg sspeed_grade���� cpu@1�cpu2arm,cortex-a53���l��psci�� @*�7@I�V���� cpu@2�cpu2arm,cortex-a53���l��psci�� @*�7@I�V���� cpu@3�cpu2arm,cortex-a53���l��psci�� @*�7@I�V���� l2-cache02cache� @�opp-table2operating-points-v2��opp-1200000000�G��� �P���I�opp-1600000000�_^�~����I�opp-1800000000�kI��B@� �I�clock-osc-32k 2fixed-clock!�1osc_32k�clock-osc-24m 2fixed-clock!n61osc_24m�clock-ext1 2fixed-clock!�k@ 1clk_ext1�clock-ext2 2fixed-clock!�k@ 1clk_ext2�clock-ext3 2fixed-clock!�k@ 1clk_ext3�clock-ext4 2fixed-clock!�k@ 1clk_ext4�reserved-memory Ddsp@92400000��@K�fpmu2arm,cortex-a53-pmu Rpsci 2arm,psci-1.0�smcthermal-zonescpu-thermal]�s��tripstrip0�L���passive�trip1�s�� �criticalcooling-mapsmap0�0� �������� �������� �������� ��������soc-thermal]�s��tripstrip0�L���passive� trip1�s�� �criticalcooling-mapsmap0� 0� �������� �������� �������� ��������timer2arm,armv8-timer0R   !z�soc@02fsl,imx8mp-socsimple-bus D>gssoc_unique_idbus@300000002fsl,aips-bussimple-bus�0@ Dgpio@302000002fsl,imx8mp-gpiofsl,imx35-gpio�0 R@A�����Q!DHCOM-GDHCOM-IDHCOM-JDHCOM-LDHCOM-BDHCOM-ADHCOM-H�.gpio@302100002fsl,imx8mp-gpiofsl,imx35-gpio�0!RBC�����#0!DHCOM-KDHCOM-INT�@gpio@302200002fsl,imx8mp-gpiofsl,imx35-gpio�0"RDE����� 8�F!SOM-HW0SOM-MEM0SOM-MEM1SOM-MEM2SOM-HW2�8gpio@302300002fsl,imx8mp-gpiofsl,imx35-gpio�0#RFG�����R .!SOM-HW1DHCOM-D�/gpio@302400002fsl,imx8mp-gpiofsl,imx35-gpio�0$RHI�����r5!DHCOM-CDHCOM-EDHCOM-F�#tmu@302600002fsl,imx8mp-tmu�0&�1�watchdog@302800002fsl,imx8mp-wdtfsl,imx21-wdt�0( RN�GokayNdefault\fwatchdog@302900002fsl,imx8mp-wdtfsl,imx21-wdt�0) RO� Gdisabledwatchdog@302a00002fsl,imx8mp-wdtfsl,imx21-wdt�0* R � Gdisabledpinctrl@303300002fsl,imx8mp-iomuxc�03\Ndefault�dhcom-a-grp{8��idhcom-b-grp{4��jdhcom-c-grp{�0�kdhcom-d-grp{��ldhcom-e-grp{ ��mdhcom-f-grp{$��ndhcom-g-grp{t�dhcom-h-grp{@��odhcom-i-grp{(��pdhcom-j-grp{,��dhcom-k-grp{��dhcom-l-grp{0��dhcom-int-grp{�<�dhcom-hog-base-grp�{8�@�<�@�@�@�x@���@�D�@��dhcom-ecspi1-grp`{`XDd`Dh\D l@�"dhcom-ecspi2-grp`{�PhD�TpD�XlD�\@�$dhcom-eqos-grpP{T�X��l�p�h�d�`�\�x��t��|������������Ldhcom-enet-vio-grp{�"�gdhcom-ethphy0-grp0{0�",�"�Ndhcom-ethphy1-grp0{P�T��Jdhcom-fec-grp�{��xX�\�|`���d���h��l��t��p���x�|�������������Hdhcom-flexcan1-grp0{�8LT�4T�)dhcom-flexcan2-grp0{0�T4�PT�*dhcom-flexspi-grp�{�@��D��X��\�`�d��Fdhcom-hdmi-grp0{H�TL�Tdhcom-i2c3-grp0{p�@�t�@��+dhcom-i2c3-gpio-grp0{p�t��,dhcom-i2c4-grp0{x�@�|�@��3dhcom-i2c4-gpio-grp0{x�|��4dhcom-i2c5-grp0{@��@�D��@��6dhcom-i2c5-gpio-grp0{@��D���7dhcom-pmic-grp{ �@��-dhcom-pwm1-grp{x� dhcom-rtc-grp{�<@��2dhcom-touch-grp{H�@��0dhcom-uart1-grp`{��I��I��I�I�%dhcom-uart2-grp`{(��I,�I��I�I�'dhcom-uart3-grp`{�@�I�DI�L�I�HI�&dhcom-uart4-grp0{8�I<�I�5dhcom-usb0-grp{<��bdhcom-usb1-grp0{L�P���ddhcom-usdhc1-grp�{�����������������D�DH�D�9dhcom-usdhc1-100mhz-grp�{�����������������D�DH�D�:dhcom-usdhc1-200mhz-grp�{�����������������D�DH�D�;dhcom-usdhc2-grp�{� ��$��(��,��0��4�$���<dhcom-usdhc2-100mhz-grp�{� ��$��(��,��0��4�$���>dhcom-usdhc2-200mhz-grp�{� ��$��(��,��0��4�$���?dhcom-usdhc2-vmmc-grp{�8 �hdhcom-usdhc2-gpio-grp{�@��=dhcom-usdhc3-grp {$��(� �h� l�p�t�| ��L$��P(��T,��H0� �A�Bdhcom-usdhc3-100mhz-grp {$��(� �h� l�p�t�| ��L$��P(��T,��H0� �A�Cdhcom-usdhc3-200mhz-grp {$��(� �h� l�p�t�| ��L$��P(��T,��H0� �A�Ddhcom-wdog-grp{|��iomuxc-gpr@303400002fsl,imx8mp-iomuxc-gprsyscon�04�(efuse@30350000)2fsl,imx8mp-ocotpfsl,imx8mm-ocotpsyscon�05�� unique-id@8��speed-grade@10��mac-address@90���Gmac-address@96���Kanatop@30360000+2fsl,imx8mp-anatopfsl,imx8mm-anatopsyscon�06snvs@30370000#2fsl,sec-v4.0-monsysconsimple-mfd�07�snvs-rtc-lp2fsl,sec-v4.0-mon-rtc-lp��4R�� �snvs-rtcsnvs-powerkey2fsl,sec-v4.0-pwrkey� R�� �snvs-pwrkey�t� Gdisabledsnvs-lpgpr+2fsl,imx8mp-snvs-lpgprfsl,imx7d-snvs-lpgprclock-controller@303800002fsl,imx8mp-ccm�08�4�osc_32kosc_24mclk_ext1clk_ext2clk_ext3clk_ext4H�B gh�lH8�8,A8@88$�;��/��eׄ/�p���reset-controller@303900002fsl,imx8mp-srcsyscon�09 RY��Ugpc@303a00002fsl,imx8mp-gpc�0: RW�pgc power-domain@0��Qpower-domain@1��Zpower-domain@2��Xpower-domain@3��Ypower-domain@6����]power-domain@7��f�ef�88�/�ׄ�power-domain@9� ��4�\power-domain@10� � �Ppower-domain@16��Rpower-domain@17��7 �7�@��e�Wpower-domain@18���Spower-domain@19���power-domain@20� ��^power-domain@21� � �_power-domain@22� � �`bus@304000002fsl,aips-bussimple-bus�0@@ Dpwm@306600002fsl,imx8mp-pwmfsl,imx27-pwm�0f RQ����ipgper% Gdisabled\ Ndefaultpwm@306700002fsl,imx8mp-pwmfsl,imx27-pwm�0g RR����ipgper% Gdisabledpwm@306800002fsl,imx8mp-pwmfsl,imx27-pwm�0h RS����ipgper% Gdisabledpwm@306900002fsl,imx8mp-pwmfsl,imx27-pwm�0i RT����ipgper% Gdisabledtimer@306a00002nxp,sysctr-timer�0j R/��perbus@308000002fsl,aips-bussimple-bus�0�@ Dspi@30820000 !2fsl,imx8mp-ecspifsl,imx51-ecspi�0� R����ipgper 0!!5rxtx GdisabledNdefault\" ?#spi@30830000 !2fsl,imx8mp-ecspifsl,imx51-ecspi�0� R ����ipgper 0!!5rxtx GdisabledNdefault\$ ?# spi@30840000 !2fsl,imx8mp-ecspifsl,imx51-ecspi�0� R!����ipgper 0!!5rxtx Gdisabledserial@308600002fsl,imx8mp-uartfsl,imx6q-uart�0� R����ipgper 0!!5rxtxGokayNdefault\%serial@308800002fsl,imx8mp-uartfsl,imx6q-uart�0� R����ipgper 0!!5rxtxGokayNdefault\&Hserial@308900002fsl,imx8mp-uartfsl,imx6q-uart�0� R����ipgper 0!!5rxtxGokayNdefault\'Hcan@308c00002fsl,imx8mp-flexcan�0� R��n��ipgper�t�0�bZX g(GokayNdefault\)can@308d00002fsl,imx8mp-flexcan�0� R��n��ipgper�u�0�bZX g( GdisabledNdefault\*crypto@30900000 2fsl,sec-v4.0 �0� D0� R[�kn �aclkipgjr@10002fsl,sec-v4.0-job-ring� Ri Gdisabledjr@20002fsl,sec-v4.0-job-ring�  Rjjr@30002fsl,sec-v4.0-job-ring�0 Rri2c@30a200002fsl,imx8mp-i2cfsl,imx21-i2c �0� R#�� Gdisabledi2c@30a300002fsl,imx8mp-i2cfsl,imx21-i2c �0� R$�� Gdisabledi2c@30a400002fsl,imx8mp-i2cfsl,imx21-i2c �0� R%��Gokay!�� Ndefaultgpio\+u, # �#pmic@25 2nxp,pca9450c�%Ndefault\-.R �.regulatorsBUCK1�BUCK1� �P�B@� 5�BUCK2�BUCK2� �P�B@� 5��BUCK4�BUCK4�2Z��2Z���1BUCK5�BUCK5�w@�w@��EBUCK6�BUCK6�������LDO1�LDO1�w@�w@�LDO3�LDO3�w@�w@�LDO4�LDO4�2Z��2Z�LDO5�LDO5�w@�2Z�adc@48 2ti,tla2024�H channel@0�channel@1�channel@2�channel@3�channel@4�channel@5�channel@6�channel@7�touchscreen@49 2ti,tsc2004�I !/Ndefault\051eeprom@50 2atmel,24c02@�Prtc@512microcrystal,rv3032�Q !#Ndefault\2eeprom@53 2atmel,24c02@�Si2c@30a500002fsl,imx8mp-i2cfsl,imx21-i2c �0� R&��Gokay!�� Ndefaultgpio\3u4 # �#serial@30a600002fsl,imx8mp-uartfsl,imx6q-uart�0� R����ipgper 0!!5rxtxGokayNdefault\5mailbox@30aa00002fsl,imx8mp-mufsl,imx6sx-mu�0� RX��Imailbox@30e600002fsl,imx8mp-mufsl,imx6sx-mu�0� R�I Gdisabled�ei2c@30ad00002fsl,imx8mp-i2cfsl,imx21-i2c �0� RL��Gokay!�� Ndefaultgpio\6u7 8 �8i2c@30ae00002fsl,imx8mp-i2cfsl,imx21-i2c �0� RM�� Gdisabledmmc@30b4000022fsl,imx8mp-usdhcfsl,imx8mm-usdhcfsl,imx7d-usdhc�0� R�_ �ipgahbperUjzGokay"Ndefaultstate_100mhzstate_200mhz\9u:�;�1��� bcrmf@1�'2cypress,cyw4373-fmacbrcm,bcm4329-fmac �. mmc@30b5000022fsl,imx8mp-usdhcfsl,imx8mm-usdhcfsl,imx7d-usdhc�0� R�_ �ipgahbperUjzGokay"Ndefaultstate_100mhzstate_200mhz\<=u>=�?= �@ �Ammc@30b6000022fsl,imx8mp-usdhcfsl,imx8mm-usdhcfsl,imx7d-usdhc�0� R�_ �ipgahbperUjzGokay"Ndefaultstate_100mhzstate_200mhz\BuC�D�1�E�spi@30bb00002nxp,imx8mp-fspi�0��fspi_basefspi_mmap Rk��� �fspi_enfspi�Ĵ�� GokayNdefault\Fflash@02jedec,spi-nor��Ĵ dma-controller@30bd0000 2fsl,imx8mp-sdmafsl,imx8mq-sdma�0� R��k�ipgahb1\iNdefault�button-1 B. 8TA2-GPIO-B >0\jNdefault�button-2 B# 8TA3-GPIO-C >.\kNdefault�button-3 B/ 8TA4-GPIO-D > \lNdefault�led 2gpio-ledsled-0 I Ooff ]indicator B#\mNdefaultled-1 I Ooff ]indicator B#\nNdefaultled-2 I Ooff ]indicator B. \oNdefaultled-3 I Ooff ]indicator B.\pNdefault interrupt-parent#address-cells#size-cellsmodelcompatibleethernet0ethernet1gpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5mmc0mmc1mmc2serial0serial1serial2serial3spi0rtc0rtc1device_typeregclock-latencyclocksenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachenvmem-cellsnvmem-cell-namesoperating-points-v2#cooling-cellscpu-supplyphandlecache-levelopp-sharedopp-hzopp-microvoltopp-supported-hwclock-latency-nsopp-suspend#clock-cellsclock-frequencyclock-output-namesrangesno-mapinterruptspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicearm,no-tick-in-suspendgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellsgpio-rangesgpio-line-names#thermal-sensor-cellsstatuspinctrl-namespinctrl-0fsl,ext-reset-outputfsl,pinsregmapoffsetclock-nameslinux,keycodewakeup-sourceassigned-clocksassigned-clock-parentsassigned-clock-rates#reset-cells#power-domain-cellspower-domains#pwm-cellsdmasdma-namescs-gpiosuart-has-rtsctsfsl,clk-sourcefsl,stop-modepinctrl-1scl-gpiossda-gpiossd-vsel-gpiosregulator-compatibleregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-oninterrupts-extendedvio-supplypagesize#mbox-cellsfsl,tuning-start-tapfsl,tuning-stepbus-widthpinctrl-2vmmc-supplynon-removablecap-power-off-cardkeep-power-in-suspendreset-gpioscd-gpiosvqmmc-supplyreg-namesspi-max-frequencyspi-tx-bus-widthspi-rx-bus-width#dma-cellsfsl,sdma-ram-script-namefsl,num-tx-queuesfsl,num-rx-queuesphy-handlephy-modefsl,magic-packetmax-speedreset-assert-usreset-deassert-usrxc-skew-psrxd0-skew-psrxd1-skew-psrxd2-skew-psrxd3-skew-psrxdv-skew-pstxc-skew-pstxd0-skew-pstxd1-skew-pstxd2-skew-pstxd3-skew-pstxen-skew-psinterrupt-namesintf_modemicrel,led-mode#interconnect-cellspower-domain-namesinterconnectsinterconnect-namesresetsreset-names#phy-cellsbus-rangenum-lanesnum-viewportinterrupt-map-maskinterrupt-mapfsl,max-link-speedlinux,pci-domainphysphy-namesdma-rangessnps,gfladj-refclk-lpm-sel-quirkdr_modefsl,over-current-active-lowmbox-namesmboxesmemory-regiongpioregulator-namevin-supplyenable-active-highoff-on-delay-usstartup-delay-usstdout-pathlabellinux,codecolordefault-statefunction