� ��?+8;�(/;�apm,merlinapm,xgene-shadowcat +7APM X-Gene Merlin boardcpus+cpu@0=cpu apm,stregaI Mspin-table[��l}�cpu@1=cpu apm,stregaI Mspin-table[��l}�cpu@100=cpu apm,stregaI Mspin-table[��l}�cpu@101=cpu apm,stregaI Mspin-table[��l}�cpu@200=cpu apm,stregaI Mspin-table[��l}�cpu@201=cpu apm,stregaI Mspin-table[��l}�cpu@300=cpu apm,stregaI Mspin-table[��l}� cpu@301=cpu apm,stregaI Mspin-table[��l}� l2-cache-0cache�l2-cache-1cache�l2-cache-2cache�l2-cache-3cache�interrupt-controller@78090000arm,cortex-a15-gic�+� � �y�@Ix x x x�v2m@0arm,gic-v2m-frame�I�v2m@10000arm,gic-v2m-frame�Iv2m@20000arm,gic-v2m-frame�Iv2m@30000arm,gic-v2m-frame�Iv2m@40000arm,gic-v2m-frame�Iv2m@50000arm,gic-v2m-frame�Iv2m@60000arm,gic-v2m-frame�Iv2m@70000arm,gic-v2m-frame�Iv2m@80000arm,gic-v2m-frame�Iv2m@90000arm,gic-v2m-frame�I v2m@a0000arm,gic-v2m-frame�I v2m@b0000arm,gic-v2m-frame�I v2m@c0000arm,gic-v2m-frame�I v2m@d0000arm,gic-v2m-frame�I v2m@e0000arm,gic-v2m-frame�Iv2m@f0000arm,gic-v2m-frame�Ipmuarm,armv8-pmuv3 � �timerarm,armv8-timer0�� �������soc simple-bus+�clocks+�refclk fixed-clock}����refclk� pmdpll@170000f0apm,xgene-pcppll-v2-clock}� I��pmdpll� pmd0clk@7e200200apm,xgene-pmd-clock}� I~ �pmd0clk�pmd1clk@7e200210apm,xgene-pmd-clock}� I~ �pmd1clk�pmd2clk@7e200220apm,xgene-pmd-clock}� I~  �pmd2clk�pmd3clk@7e200230apm,xgene-pmd-clock}� I~ 0�pmd3clk� socpll@17000120apm,xgene-socpll-v2-clock}� I �socpll� socplldiv2fixed-factor-clock}�  �socplldiv2� ahbclk@17000000apm,xgene-device-clock}� I div-reg"d1?�ahbclk�sbapbclk@1704c000apm,xgene-device-clock}�I� div-reg"1? �sbapbclk�sdioclk@1f2ac000apm,xgene-device-clock}�  I*� csr-regdiv-regMXao"x1?�sdioclk�pcie0clk@1f2bc000apm,xgene-device-clock}� I+�csr-reg �pcie0clk�pcie1clk@1f2cc000apm,xgene-device-clock}� I,�csr-reg �pcie1clk�xge0clk@1f61c000apm,xgene-device-clock}� Ia�csr-regoX�xge0clk�xge1clk@1f62c000apm,xgene-device-clock}� Ib�csr-regoX�xge1clk�rngpkaclk@17000000apm,xgene-device-clock}� I csr-regM Xao �rngpkaclk�i2c4clk@1704c000apm,xgene-device-clock}�I�csr-regMX@ao@�i2c4clk�system-clk-controller@17000000apm,xgene-scusysconI�reboot@17000014syscon-reboot{*\csw@7e200000apm,xgene-cswsysconI~ �mcba@7e700000apm,xgene-mcbsysconI~p�mcbb@7e720000apm,xgene-mcbsysconI~r�efuse@1054a000apm,xgene-efusesysconIT� �edac@78800000apm,xgene-edac+�����Ix�$� !'edacmc@7e800000apm,xgene-edac-mcI~��edacmc@7e840000apm,xgene-edac-mcI~��edacmc@7e880000apm,xgene-edac-mcI~��edacmc@7e8c0000apm,xgene-edac-mcI~��edacpmd@7c000000apm,xgene-edac-pmdI| �edacpmd@7c200000apm,xgene-edac-pmdI| �edacpmd@7c400000apm,xgene-edac-pmdI|@ �edacpmd@7c600000apm,xgene-edac-pmdI|` �edacl3@7e600000apm,xgene-edac-l3-v2I~`edacsoc@7e930000apm,xgene-edac-socI~�pmu@78810000apm,xgene-pmu-v2+����Ix� �"pmul3c@7e610000apm,xgene-pmu-l3cI~apmuiob@7e940000apm,xgene-pmu-iobI~�pmucmcb@7e710000apm,xgene-pmu-mcbI~q�pmucmcb@7e730000apm,xgene-pmu-mcbI~s�pmucmc@7e810000apm,xgene-pmu-mcI~��pmucmc@7e850000apm,xgene-pmu-mcI~��pmucmc@7e890000apm,xgene-pmu-mcI~��pmucmc@7e8d0000apm,xgene-pmu-mcI~��mailbox@10540000apm,xgene-slimpro-mboxIT��`��i2cslimproapm,xgene-slimpro-i2c�hwmonslimproapm,xgene-slimpro-hwmon�serial@10600000=serialns16550I`�����  �Lokusb@19000000 disabled snps,dwc3I �]hostpcie@1f2b0000 disabled=pciapm,xgene-pcieapm,xgene2-pcie�+ I+��csrcfgT�� � C�� 8B���B�(�2�E�Spcie@1f2c0000 disabled=pciapm,xgene-pcieapm,xgene2-pcie�+ I,��csrcfgT�� � C��8B���B�(�2�E�Ssata@1a000000apm,xgene-ahci-v2@I  � � �Zoksata@1a200000apm,xgene-ahci-v2@I !!�!� �[oksata@1a400000apm,xgene-ahci-v2@I@""�"� �\okmmc@1c000000arasan,sdhci-4.9aI �I^gclk_xinclk_ahb�okgpio@1f63c000apm,xgene-gpioIc�@s�gpio@1c024000snps,dw-apb-gpioI@+gpio-controller@0snps,dw-apb-gpio-ports�� Igpio@17001000apm,xgene-gpio-sbI�s`�()*+,-./ ������mdio@1f610000apm,xgene-mdio-xfi+Ia��phy@0I�ethernet@1f610000apm,xgene2-sgenetok0Ia�`� �`a��s�sgmii�ethernet@1f620000apm,xgene2-xgenetok0Ib`� "`�lmnopqrs� ���s�xgmiirng@10520000apm,xgene-rngIR �A�i2c@10511000+snps,designware-i2cIQ �E}�i2c@10640000+snps,designware-i2cId �:�rtc@68dallas,ds1337Ihokchosenmemory=memoryI�gpio-keys gpio-keysbutton POWERt �poweroff_mbox@10548000sysconIT�0� poweroff@10548010syscon-poweroff{ *\ compatibleinterrupt-parent#address-cells#size-cellsmodeldevice_typeregenable-methodcpu-release-addrnext-level-cache#clock-cellsclocksphandle#interrupt-cellsinterrupt-controllerinterruptsrangesmsi-controllerclock-frequencyclock-output-namesclock-multclock-divreg-namesdivider-offsetdivider-widthdivider-shiftcsr-offsetcsr-maskenable-offsetenable-maskregmapregmap-cswregmap-mcbaregmap-mcbbregmap-efusememory-controllerpmd-controllerenable-bit-index#mbox-cellsmboxesreg-shiftstatusdma-coherentdr_modedma-rangesbus-rangeinterrupt-map-maskinterrupt-mapmsi-parentno-1-8-vclock-namesgpio-controller#gpio-cellssnps,nr-gpiosapm,nr-gpiosapm,nr-irqsapm,irq-startlocal-mac-addressphy-connection-typephy-handlechannelport-idbus_numlabellinux,codelinux,input-type