� ����8�`(E�($pine64,pinebook-prorockchip,rk3399 +7Pine64 Pinebook Pro=laptopaliasesJ/ethernet@fe300000T/i2c@ff3c0000Y/i2c@ff110000^/i2c@ff120000c/i2c@ff130000h/i2c@ff3d0000m/i2c@ff140000r/i2c@ff150000w/i2c@ff160000|/i2c@ff3e0000�/serial@ff180000�/serial@ff190000�/serial@ff1a0000�/serial@ff1b0000�/serial@ff370000�/mmc@fe310000�/mmc@fe320000�/mmc@fe330000cpus+cpu-mapcluster0core0�core1�core2�core3�cluster1core0�core1�cpu@0�cpuarm,cortex-a53��psci����d - A Lcpu@1�cpuarm,cortex-a53��psci����d - A Lcpu@2�cpuarm,cortex-a53��psci����d - A Lcpu@3�cpuarm,cortex-a53��psci����d - A Lcpu@100�cpuarm,cortex-a72��psci�� �� - ALthermal-idle�T'`�cpu@101�cpuarm,cortex-a72��psci�� �� - ALthermal-idle�T'`�idle-statesppscicpu-sleeparm,idle-state}��x`���L cluster-sleeparm,idle-state}���`���L display-subsystemrockchip,display-subsystem�memory-controllerrockchip,rk3399-dmc�����dmc_clk �disabledpmu_a53arm,cortex-a53-pmu�pmu_a72arm,cortex-a72-pmu�psci arm,psci-1.0�smctimerarm,armv8-timer@�   xin24m fixed-clockn6.xin24mAL�pcie@f8000000rockchip,rk3399-pcie ���Naxi-baseapb-base�pci+Xiu ���G��aclkaclk-perfhclkpm0�123syslegacyclient�`��� �,�pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38ւ��������8��������(�coremgmtmgmt-stickypipepmpclkaclk�okay��  default#-=Minterrupt-controller]XLethernet@fe300000rockchip,rk3399-gmac��0� macirq8�ighfj�fM�stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macr�� �stmmaceth�� �disabledmmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc��1@�@��р ��M���biuciuciu-driveciu-sample�r�y�reset�okay������default # !"mmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc��2@�A��р�& �� ��L���biuciuciu-driveciu-sample�r�z�reset�okay�;� M#Vdefault #$%&a'm(mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1��3� zN& ���N��clk_xinclk_ahb.emmc_cardclockA�) �phy_arasanr��okay���L�usb@fe380000 generic-ehci��8����*�+�usb�okayusb@fe3a0000 generic-ohci��:����*�+�usb�okayusb@fe3c0000 generic-ehci��<����,�-�usb�okayusb@fe3e0000 generic-ohci��>� ���,�-�usb�okaydebug@fe430000&arm,coresight-cpu-debugarm,primecell��C�M �apb_pclk�debug@fe432000&arm,coresight-cpu-debugarm,primecell��C �M �apb_pclk�debug@fe434000&arm,coresight-cpu-debugarm,primecell��C@�M �apb_pclk�debug@fe436000&arm,coresight-cpu-debugarm,primecell��C`�M �apb_pclk�debug@fe610000&arm,coresight-cpu-debugarm,primecell��a�L �apb_pclk�debug@fe710000&arm,coresight-cpu-debugarm,primecell��q�L �apb_pclk�usb@fe800000rockchip,rk3399-dwc3+�0�������G�ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�% �usb3-otg�okayusb@fe800000 snps,dwc3����i�����refbus_earlysuspend�host�./�usb2-phyusb3-phy �utmi_wide���4r�okayusb@fe900000rockchip,rk3399-dwc3+�0�������G�ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�& �usb3-otg�okayusb@fe900000 snps,dwc3����n�����refbus_earlysuspend�host�01�usb2-phyusb3-phy �utmi_wide���4r�okaydp@fec00000rockchip,rk3399-cdn-dp���� r�&�� �� �ru�o�core-clkpclkspdifgrf�23r �HJ��spdifdptxapbcore�V �disabledportsport+endpoint@0�g4L�endpoint@1�g5L�interrupt-controller@fee00000 arm,gic-v3X+�]P����� ������� Linterrupt-controller@fee20000arm,gic-v3-itsw����Lppi-partitionsinterrupt-partition-0�Linterrupt-partition-1�Lsaradc@ff100000rockchip,rk3399-saradc���>��Pe�saradcapb_pclk�� �saradc-apb�okay�i2c@ff110000rockchip,rk3399-i2c��A& ���AU �i2cpclk�;default#6+�okay�����es8316@11everest,es8316��Y�mclkVL�i2c@ff120000rockchip,rk3399-i2c��B& ���BV �i2cpclk�#default#7+ �disabledi2c@ff130000rockchip,rk3399-i2c��C& ���CW �i2cpclk�"default#8+�okay���i2c@ff140000rockchip,rk3399-i2c��D& ���DX �i2cpclk�&default#9+ �disabledi2c@ff150000rockchip,rk3399-i2c��E& ���EY �i2cpclk�%default#:+ �disabledi2c@ff160000rockchip,rk3399-i2c��F& ���FZ �i2cpclk�$default#;+ �disabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart���Q`�baudclkapb_pclk�c��default #<=>�okay�bluetoothbrcm,bcm4345c5�?�lpo  "#4�`default #@AB ># MCYDserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart���Ra�baudclkapb_pclk�b��default#E �disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart���Sb�baudclkapb_pclk�d��default#F�okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart���Tc�baudclkapb_pclk�e��default#G �disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi���G[�spiclkapb_pclk�DfH H ktxrxdefault#IJKL+ �disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi���H\�spiclkapb_pclk�5fH H ktxrxdefault#MNOP+�okayu���flash@0jedec,spi-nor�~����spi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi���I]�spiclkapb_pclk�4fHHktxrxdefault#QRST+ �disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi���J^�spiclkapb_pclk�CfHHktxrxdefault#UVWX+ �disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi�� �K_�spiclkapb_pclk��fYY ktxrxdefault#Z[\]r+ �disabledthermal-zonescpu-thermal�d���^tripscpu_alert0�p��EpassiveL_cpu_alert1�$���EpassiveL`cpu_crit�s�� Ecriticalcooling-mapsmap0�_�����������������map1�`H�������������������������������������������������gpu-thermal�d���^tripsgpu_alert0�$���EpassiveLagpu_crit�s�� Ecriticalcooling-mapsmap0�a �b��������tsadc@ff260000rockchip,rk3399-tsadc��&�aO& q��Od�tsadcapb_pclk�� �tsadc-apb��sinitdefaultsleep#cdc)�okay?VL^qos@ffa58000rockchip,rk3399-qossyscon���� Llqos@ffa5c000rockchip,rk3399-qossyscon���� Lmqos@ffa60080rockchip,rk3399-qossyscon���� qos@ffa60100rockchip,rk3399-qossyscon��� qos@ffa60180rockchip,rk3399-qossyscon���� qos@ffa70000rockchip,rk3399-qossyscon��� Lpqos@ffa70080rockchip,rk3399-qossyscon���� Lqqos@ffa74000rockchip,rk3399-qossyscon���@ Lnqos@ffa76000rockchip,rk3399-qossyscon���` Loqos@ffa90000rockchip,rk3399-qossyscon��� Lrqos@ffa98000rockchip,rk3399-qossyscon���� Leqos@ffaa0000rockchip,rk3399-qossyscon��� Lsqos@ffaa0080rockchip,rk3399-qossyscon���� Ltqos@ffaa8000rockchip,rk3399-qossyscon���� Luqos@ffaa8080rockchip,rk3399-qossyscon����� Lvqos@ffab0000rockchip,rk3399-qossyscon��� Lfqos@ffab0080rockchip,rk3399-qossyscon���� Lgqos@ffab8000rockchip,rk3399-qossyscon���� Lhqos@ffac0000rockchip,rk3399-qossyscon��� Liqos@ffac0080rockchip,rk3399-qossyscon���� Ljqos@ffac8000rockchip,rk3399-qossyscon���� Lwqos@ffac8080rockchip,rk3399-qossyscon����� Lxqos@ffad0000rockchip,rk3399-qossyscon��� Lyqos@ffad8080rockchip,rk3399-qossyscon����� qos@ffae0000rockchip,rk3399-qossyscon��� Lkpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd��1power-controller!rockchip,rk3399-power-controllerq+Lpower-domain@34�"����eqpower-domain@33�!����fgqpower-domain@31�����hqpower-domain@32� ����ijqpower-domain@35�#���kqpower-domain@25��lqpower-domain@23����lqpower-domain@22���f�mqpower-domain@27���L�nqpower-domain@28����oqpower-domain@8��~}qpower-domain@9� ��qpower-domain@24����pqqpower-domain@15�q+power-domain@21����r�rqpower-domain@19�����stqpower-domain@20�����uvqpower-domain@16�q+power-domain@17�����wxqpower-domain@18�����yqsyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd��2Lio-domains&rockchip,rk3399-pmu-io-voltage-domain�okay�zspi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi��5�{{�spiclkapb_pclk�<default#|}~+ �disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart��7�{{"�baudclkapb_pclk�f��default#� �disabledi2c@ff3c0000rockchip,rk3399-i2c��<{ & ���{ { �i2cpclk�9default#�+�okay����pmic@1brockchip,rk808�A.xin32krk808-clkout2 �� default#��������������C�*�7�DCL?regulatorsDCDC_REG1 Qvdd_center`t� q���p�qregulator-state-mem�DCDC_REG2 Qvdd_cpu_l`t� q���p�qL regulator-state-mem�DCDC_REG3Qvcc_ddr`tregulator-state-mem�DCDC_REG4Qvcc_1v8`t�w@�w@LDregulator-state-mem��w@LDO_REG1LDO_REG2LDO_REG3Qvcc1v8_pmupll`t�w@�w@regulator-state-mem��w@LDO_REG4 Qvcc_sdio`t�w@�-��L(regulator-state-mem��-��LDO_REG5Qvcca3v0_codec`t�-���-��regulator-state-mem�LDO_REG6Qvcc_1v5`t��`��`regulator-state-mem���`LDO_REG7Qvcca1v8_codec`t�w@�w@regulator-state-mem�LDO_REG8Qvcc_3v0`t�-���-��Lzregulator-state-mem��-��SWITCH_REG1 Qvcc3v3_s3`tregulator-state-mem�SWITCH_REG2 Qvcc3v3_s0`tregulator-state-mem�regulator@40silergy,syr827�@ default#� Qvdd_cpu_b`t� �4��`�� 5DLregulator-state-mem�regulator@41silergy,syr828�A default#�Qvdd_gpu`t� �4��`�� 5DL�regulator-state-mem�i2c@ff3d0000rockchip,rk3399-i2c��={ & ���{ { �i2cpclk�8default#�+�okay��Xfusb30x@22 fcs,fusb302�" ��default#� @�L�connectorusb-c-connector Ldual VUSB-C \B@ ndual y�� ��� �sinkports+port@0�endpointg�L�port@1�endpointg�L�port@2�endpointg�L�cw2015@62cellwise,cw2015�b@ �g�snlkcwQ\XPLH6 [}oii[ ) @RYWVTO;0Z���-Hw���R��/d��� �� �� ���i2c@ff3e0000rockchip,rk3399-i2c��>{ & ���{ { �i2cpclk�:default#�+ �disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm��B �default#��{�okayL�pwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm��B �default#��{ �disabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm��B  �default#��{�okayL�pwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm��B0 �default#��{ �disableddfi@ff630000��c@rockchip,rk3399-dfi����y �pclk_ddr_mon �disabledLvideo-codec@ff650000rockchip,rk3399-vpu��e �rq vepuvdpu��� �aclkhclk �riommu@ff650800rockchip,iommu��e@�s��� �aclkiface rL�video-codec@ff660000rockchip,rk3399-vdec��f�t ������axiahbcabaccore �r iommu@ff660480rockchip,iommu ��f�@�f�@�u��� �aclkifacer  L�iommu@ff670800rockchip,iommu��g@�*��� �aclkiface  �disabledrga@ff680000rockchip,rk3399-rga��h�7���m�aclkhclksclk�jgi �coreaxiahbr!efuse@ff690000rockchip,rk3399-efuse��i�+�} �pclk_efusecpu-id@7�cpu-leakage@17�gpu-leakage@18�center-leakage@19�cpu-leakage@1a�logic-leakage@1b�wafer-info@1c�dma-controller@ff6d0000arm,pl330arm,primecell��m@ �  �� �apb_pclkLYdma-controller@ff6e0000arm,pl330arm,primecell��n@ �  �� �apb_pclkLHclock-controller@ff750000rockchip,rk3399-pmucru��u���xin24m�A 6{&(J�L{clock-controller@ff760000rockchip,rk3399-cru��v���xin24m�A 6���@��B��C��x�D&#g��/�;���рxh�<4`�������#�F�����ׄׄ �� ��ׄLsyscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd��w+Lio-domains"rockchip,rk3399-io-voltage-domain�okay Cz Pz `(mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0�w�o�dphy-refdphy-cfggrfr m �disabledL�usb2phy@e450rockchip,rk3399-usb2phy��P�{�phyclkA.clk_usbphy0_480m�okayL*host-port m� linestate�okay x�L+otg-port m0�ghjotg-bvalidotg-idlinestate�okayL.portendpointg�L�usb2phy@e460rockchip,rk3399-usb2phy��`�|�phyclkA.clk_usbphy1_480m�okayL,host-port m� linestate�okay x�L-otg-port m0�lmootg-bvalidotg-idlinestate�okayL0phy@f780rockchip,rk3399-emmc-phy���$���emmcclk �2 m�okayL)pcie-phyrockchip,rk3399-pcie-phy���refclk m���phy�okayLphy@ff7c0000rockchip,rk3399-typec-phy��|�~}�tcpdcoretcpdphy-ref~&���r���L�uphyuphy-pipeuphy-tcphy��okaydp-port mL2portendpointg�L�usb3-port mL/portendpointg�L�phy@ff800000rockchip,rk3399-typec-phy������tcpdcoretcpdphy-ref�&���r ���M�uphyuphy-pipeuphy-tcphy��okaydp-port mL3usb3-port mL1watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt�����|�xrktimer@ff850000rockchip,rk3399-timer����Q�hZ �pclktimerspdif@ff870000rockchip,rk3399-spdif����BfYktx �mclkhclk�U�default#�rV �disabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s�����'fYYktxrx�i2s_clki2s_hclk�V�bclk_onbclk_off#��rV �disabledi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s����(fYYktxrx�i2s_clki2s_hclk�W�default#��rV�okay � �L�i2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s����)fYYktxrx�i2s_clki2s_hclk�X�rV �disabledL�vop@ff8f0000rockchip,rk3399-vop-lit ��� �� �w��&ׄ�������aclk_vopdclk_vophclk_vop �r� �axiahbdclk�okayport+Lendpoint@0�g�L�endpoint@1�g�L�endpoint@2�g�L�endpoint@3�g�L�endpoint@4�g�L5iommu@ff8f3f00rockchip,iommu���?�w��� �aclkifacer �okayL�vop@ff900000rockchip,rk3399-vop-big ��� �� �v��&ׄ�������aclk_vopdclk_vophclk_vop �r� �axiahbdclk�okayport+Lendpoint@0�g�L�endpoint@1�g�L�endpoint@2�g�L�endpoint@3�g�L�endpoint@4�g�L4iommu@ff903f00rockchip,iommu���?�v��� �aclkifacer �okayL�isp0@ff910000rockchip,rk3399-cif-isp���@�+�n���ispaclkhclk ����dphyr �disabledports+port@0�+iommu@ff914000rockchip,iommu ���@��P�+��� �aclkiface r �L�isp1@ff920000rockchip,rk3399-cif-isp���@�,�o���ispaclkhclk ����dphyr �disabledports+port@0�+iommu@ff924000rockchip,iommu ���@��P�,��� �aclkiface r �L�hdmi-soundsimple-audio-card �i2s  hdmi-sound�okaysimple-audio-card,cpu 1�simple-audio-card,codec 1�hdmi@ff940000rockchip,rk3399-dw-hdmi����(�tqpo�iahbisfrcecgrfrefr��V �disabledL�portsport+endpoint@0�g�L�endpoint@1�g�L�mipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi�����- ��p�o�refpclkphy_cfggrfr���apb�+ �disabledports+port@0�+endpoint@0�g�L�endpoint@1�g�L�mipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi������. ��q�o�refpclkphy_cfggrfr���apb�+ m �disabledL�ports+port@0�+endpoint@0�g�L�endpoint@1�g�L�edp@ff970000rockchip,rk3399-edp����� �jlo �dppclkgrfdefault#�r��dp��okay ;ports+port@0�+endpoint@0�g�L�endpoint@1�g�L�port@1�+endpoint@0�g�L�gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860���0� jobmmugpu���r#�okay-� E�Lbpinctrlrockchip,rk3399-pinctrl��+�gpio@ff720000rockchip,gpio-bank��r�{� Q a]XL#gpio@ff730000rockchip,gpio-bank��s�{� Q a]XL�gpio@ff780000rockchip,gpio-bank��x�P� Q a]XLgpio@ff788000rockchip,gpio-bank��x��Q� Q a]XL�gpio@ff790000rockchip,gpio-bank��y�R� Q a]XL�pcfg-pull-up mL�pcfg-pull-down zL�pcfg-pull-none �L�pcfg-pull-none-12ma � � L�pcfg-pull-none-13ma � � L�pcfg-pull-none-18ma � �pcfg-pull-none-20ma � �pcfg-pull-up-2ma m �pcfg-pull-up-8ma m �pcfg-pull-up-18ma m �pcfg-pull-up-20ma m �pcfg-pull-down-4ma z �pcfg-pull-down-8ma z �pcfg-pull-down-12ma z � pcfg-pull-down-18ma z �pcfg-pull-down-20ma z �pcfg-output-high �pcfg-output-low �pcfg-input-enable �pcfg-input-pull-up � m �pcfg-input-pull-down � z �clockclk-32k ��cifcif-clkin � �cif-clkouta � �edpedp-hpd ��L�gmacrgmii-pins� ��� � � � ����������rmii-pins� � � � � � ������i2c0i2c0-xfer ���L�i2c1i2c1-xfer ���L6i2c2i2c2-xfer ���L7i2c3i2c3-xfer ���L8i2c4i2c4-xfer � � �L�i2c5i2c5-xfer � � �L9i2c6i2c6-xfer � � �L:i2c7i2c7-xfer ���L;i2c8i2c8-xfer ���L�i2s0i2s0-2ch-bus` �������i2s0-8ch-bus� ����������L�i2s0-8ch-bus-bclk-off� ����������L�i2s1i2s1-2ch-busP ������L�i2s1-2ch-bus-bclk-offP ������i2s-8ch-mclk-pin ��L�sdio0sdio0-bus1 ��sdio0-bus4@ �����L sdio0-cmd ��L!sdio0-clk ��L"sdio0-cd ��sdio0-pwr ��sdio0-bkpwr ��sdio0-wp ��sdio0-int ��sdmmcsdmmc-bus1 ��sdmmc-bus4@ �� � � �L&sdmmc-clk � �L$sdmmc-cmd � �L%sdmmc-cd ��sdmmc-wp ��suspendap-pwroff ��ddrio-pwroff ��spdifspdif-bus ��L�spdif-bus-1 ��spi0spi0-clk ��LIspi0-cs0 ��LLspi0-cs1 ��spi0-tx ��LJspi0-rx ��LKspi1spi1-clk � �LMspi1-cs0 � �LPspi1-rx ��LOspi1-tx ��LNspi2spi2-clk � �LQspi2-cs0 � �LTspi2-rx � �LSspi2-tx � �LRspi3spi3-clk ��L|spi3-cs0 ��Lspi3-rx ��L~spi3-tx ��L}spi4spi4-clk ��LUspi4-cs0 ��LXspi4-rx ��LWspi4-tx ��LVspi5spi5-clk ��LZspi5-cs0 ��L]spi5-rx ��L\spi5-tx ��L[testclktest-clkout0 ��test-clkout1 ��test-clkout2 ��tsadcotp-pin ��Lcotp-out ��Lduart0uart0-xfer ���L<uart0-cts ��L=uart0-rts ��L>uart1uart1-xfer � � �LEuart2auart2a-xfer �� �uart2buart2b-xfer ���uart2cuart2c-xfer ���LFuart3uart3-xfer ���LGuart3-cts ��uart3-rts ��uart4uart4-xfer ���L�uarthdcpuarthdcp-xfer ���pwm0pwm0-pin ��L�pwm0-pin-pull-down ��vop0-pwm-pin ��vop1-pwm-pin ��pwm1pwm1-pin ��L�pwm1-pin-pull-down ��pwm2pwm2-pin ��L�pwm2-pin-pull-down ��pwm3apwm3a-pin ��L�pwm3bpwm3b-pin ��hdmihdmi-i2c-xfer ���hdmi-cec ��pciepci-clkreqn-cpm ��Lpci-clkreqnb-cpm ��buttonspwrbtn-pin ��L�lidbtn-pin ��L�dc-chargerdc-det-pin ��L�es8316hp-det-pin ��L�fusb302xfusb0-int-pin ��L�lcd-panellcdvcc-en-pin ��L�panel-en-pin ��L�lcd-panel-reset-pin ��ledspwr-led-pin � �L�slp-led-pin ��L�pmicpmic-int-l-pin � �L�vsel1-pin ��L�vsel2-pin ��L�sdcardsdmmc0-pwr-h-pin ��L�sdio-pwrseqwifi-enable-h-pin � �L�usb-typecvcc5v0-typec0-en-pin ��L�usb2pwr-5v-pin � �L�vcc5v0-host-en-pin ��L�wireless-bluetoothbt-wake-pin ��LAbt-host-wake-pin ��L@bt-reset-pin � �LBopp-table-0operating-points-v2 �L opp00 �Q� � �� ��� ��@opp01 �#�F � �� ���opp02 �0�, � �P �P�opp03 �<� �HH�opp04 �G�� �B@B@�opp05 �Tfr �*�*��opp-table-1operating-points-v2 �L opp00 �Q� � �� ��� ��@opp01 �#�F � �� ���opp02 �0�, � �� ���opp03 �<� � Y� Y��opp04 �G�� �~�~��opp05 �Tfr ������opp06 �_�" ������opp07 �kI� �O�O��opp-table-2operating-points-v2L�opp00 � �� � �� ���0opp01 ���@ � �� ���0opp02 �ׄ � �� ���0opp03 ��e � Y� Y��0opp04 �#�F �HH�0opp05 �/� ������0chosen serial2:1500000n8edp-backlightpwm-backlight � !� M�L�batterysimple-battery &��@ HB`0 e-��L�edp-panelboe,nv140fhmn49 �� ��default#� �ports+port@0�+endpoint@0�g�L�gpio-key-lid gpio-keysdefault#�switch-lid � � VLid � � ��gpio-key-power gpio-keysdefault#�key-power � # VPower �t�leds gpio-ledsdefault#��led-0 � �on �power #  Vgreen:powerled-1 � �off �standby # Vred:standby � sdio-pwrseqmmc-pwrseq-simple�? �ext_clockdefault#� d 6�  I# Les8316-soundsimple-audio-carddefault#� rockchip,es8316-codec �i2s 9 UMicrophoneMic JackHeadphoneHeadphonesSpeakerSpeaker� oMIC1Mic JackHeadphonesHPOLHeadphonesHPORSpeaker Amplifier INLHPOLSpeaker Amplifier INRHPORSpeakerSpeaker Amplifier OUTLSpeakerSpeaker Amplifier OUTR �# �� �Speakersimple-audio-card,cpu 1�simple-audio-card,codec 1�speaker-amplifiersimple-audio-amplifier �� �Speaker Amplifier ��L�vcc-sysinregulator-fixed Qvcc_sysin`tL�vcc-12vregulator-fixedQvcc_12v`t���� 5�L�regulator-state-mem�vcc3v3-sysregulator-fixed Qvcc3v3_sys`t�2Z��2Z� 5�LCregulator-state-mem�vcc5v0-usb-regulatorregulator-fixed � �� default#� Qvcc5v0_usb`�LK@�LK@ 5�L�regulator-state-mem�vdd-logpwm-regulator !�a��Qvdd_log`t� 5�\�regulator-state-mem�vcc-0v9regulator-fixedQvcc_0v9`t� ��� �� 5Cvcc1v8-s3regulator-fixed Qvcca1v8_s3`t�w@�w@ 5CLvcc3v0-sdregulator-fixed � �#default#� Qvcc3v0_sd`�-���-�� 5CL'regulator-state-mem�vcc3v3-panelregulator-fixed � ��default#� Qvcc3v3_panel`�2Z��2Z��� 5CL�regulator-state-mem�vcc3v3-ssdregulator-fixed Qvcc3v3_ssd�2Z��2Z� 5CLvcc5v0-otgregulator-fixed � ��default#� Qvcc5v0_otg`�LK@�LK@ 5�L�regulator-state-mem�vbus-5voutregulator-fixed � ��default#� Qvbus_5vout�LK@�LK@ 5�L�regulator-state-mem�vcca0v9-s3regulator-fixed Qvcc0v9_s3�LK@�LK@ 5DLregulator-state-mem�dc-charger gpio-charger8mains �default#�L� compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typeethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4mmc0mmc1mmc2cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleduration-usexit-latency-usentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesbus-scan-delay-msep-gpiosnum-lanespinctrl-namespinctrl-0vpcie0v9-supplyvpcie1v8-supplyvpcie3v3-supplyinterrupt-controllerpower-domainsrockchip,grfsnps,txpblmax-frequencyfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clocksassigned-clock-ratescap-mmc-highspeedcd-gpiosdisable-wpvmmc-supplyvqmmc-supplyarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs200-1_8vdr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-falling-time-nsi2c-scl-rising-time-nsreg-shiftreg-io-widthuart-has-rtsctsdevice-wakeup-gpioshost-wakeup-gpiosmax-speedshutdown-gpiosvbat-supplyvddio-supplydmasdma-namesmax-freqm25p,fast-readspi-max-frequencypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorvin-supplyvbus-supplydata-rolelabelop-sink-microwattpower-rolesink-pdossource-pdostry-power-rolecellwise,battery-profilecellwise,monitor-interval-msmonitored-batterypower-supplies#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsaudio-supplygpio1830-supplysdmmc-supply#phy-cellsphy-supplydrive-impedance-ohmrockchip,capture-channelsrockchip,playback-channelsrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiforce-hpdmali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathpower-supplypwmscharge-full-design-microamp-hoursvoltage-max-design-microvoltvoltage-min-design-microvoltbacklightenable-gpiosdebounce-intervallinux,codelinux,input-typewakeup-event-actioncolordefault-statefunctionpanic-indicatorretain-state-suspendedpost-power-on-delay-mspower-off-delay-usreset-gpiossimple-audio-card,widgetssimple-audio-card,routingsimple-audio-card,hp-det-gpiosimple-audio-card,aux-devssimple-audio-card,pin-switchessound-name-prefixVCC-supplyenable-active-highpwm-supplyregulator-enable-ramp-delaycharger-type