� ���8 �(  �Dgumstix,omap3-overo-palo35gumstix,omap3-overoti,omap3430ti,omap3 +!7OMAP35xx Gumstix Overo on Palo35chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000%s/ocp@68000000/spi@48098000/display@1cpus+cpu@0arm,cortex-a8|cpu���cpu������pmu@54000000arm,cortex-a8-pmu�T���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-bus� + � pinmux@30 ti,omap3-padconfpinctrl-single�08+�)G�ddefaultr��pinmux_uart2_pins |<>@B��pinmux_i2c1_pins|����pinmux_mmc1_pins0|��pinmux_mmc2_pins0|(*,.02��pinmux_w3cbw003c_pins|�l�pinmux_hsusb2_pins@|� � � � � � ���pinmux_twl4030_pins|�A��pinmux_i2c3_pins|����pinmux_uart3_pins|np��pinmux_dss_dpi_pins�|����������������������������� pinmux_lb035_pins|D��pinmux_backlight_pins|F�pinmux_mcspi1_pins(|�������pinmux_ads7846_pins| ��scm_conf@270sysconsimple-bus�p0+ �p0�pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap���pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-����clocks+clock@68 ti,clksel�h�clock-mcbsp5-mux-fck�ti,composite-mux-clock�mcbsp5_mux_fck��� clock-mcbsp3-mux-fck�ti,composite-mux-clock�mcbsp3_mux_fck��clock-mcbsp4-mux-fck�ti,composite-mux-clock�mcbsp4_mux_fck���mcbsp5_fck�ti,composite-clock� �clock@4 ti,clksel��clock-mcbsp1-mux-fck�ti,composite-mux-clock�mcbsp1_mux_fck��� clock-mcbsp2-mux-fck�ti,composite-mux-clock�mcbsp2_mux_fck���mcbsp1_fck�ti,composite-clock� ��mcbsp2_fck�ti,composite-clock� �mcbsp3_fck�ti,composite-clock��mcbsp4_fck�ti,composite-clock��clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+�)G�pinmux_twl4030_vpins |��target-module@480a6000ti,sysc-omap2ti,sysc�H `DH `HH `Lrevsyscsyss  (��ick+ �H ` aes1@0 ti,omap3-aes�P�5  :txrxtarget-module@480c5000ti,sysc-omap2ti,sysc�H PDH PHH PLrevsyscsyss  (��ick+ �H P aes2@0 ti,omap3-aes�P�5AB:txrxprm@48306000 ti,omap3-prm�H0`@� clocks+virt_16_8m_ck� fixed-clockDY�osc_sys_ck@d40� ti,mux-clock�� @�sys_ck@1270�ti,divider-clock��T�p_�!sys_clkout1@d70�ti,gate-clock�� p�dpll3_x2_ck�fixed-factor-clock�v�dpll3_m2x2_ck�fixed-factor-clock�v�� dpll4_x2_ck�fixed-factor-clock�v�corex2_fck�fixed-factor-clock� v��"wkup_l4_ick�fixed-factor-clock�!v��acorex2_d3_fck�fixed-factor-clock�"v���corex2_d5_fck�fixed-factor-clock�"v���clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk� fixed-clockDomap_32k_fck� fixed-clockD��Gvirt_12m_ck� fixed-clockD��virt_13m_ck� fixed-clockD�]@�virt_19200000_ck� fixed-clockD$��virt_26000000_ck� fixed-clockD����virt_38_4m_ck� fixed-clockDI��dpll4_ck@d00�ti,omap3-dpll-per-clock�!!� D 0�dpll4_m2_ck@d48�ti,divider-clock�T?� H_�#dpll4_m2x2_mul_ck�fixed-factor-clock�#v��$dpll4_m2x2_ck@d00�ti,gate-clock�$�� ��%omap_96m_alwon_fck�fixed-factor-clock�%v��1dpll3_ck@d00�ti,omap3-dpll-core-clock�!!� @ 0�clock@1140 ti,clksel�@�clock-dpll3-m3�ti,divider-clock �dpll3_m3_ck��T_�+clock-dpll4-m6�ti,divider-clock �dpll4_m6_ck��T?_�=clock-emu-src-mux� ti,mux-clock�emu_src_mux_ck�!&'(�uclock-pclk-fck�ti,divider-clock �pclk_fck�)�T_clock-pclkx2-fck�ti,divider-clock �pclkx2_fck�)�T_clock-atclk-fck�ti,divider-clock �atclk_fck�)�T_clock-traceclk-src-fck� ti,mux-clock�traceclk_src_fck�!&'(��*clock-traceclk-fck�ti,divider-clock �traceclk_fck�*� T_dpll3_m3x2_mul_ck�fixed-factor-clock�+v��,dpll3_m3x2_ck@d00�ti,gate-clock�,� � ��-emu_core_alwon_ck�fixed-factor-clock�-v��&sys_altclk� fixed-clockD�4mcbsp_clks� fixed-clockD�core_ck�fixed-factor-clock�v��.dpll1_fck@940�ti,divider-clock�.�T� @_�/dpll1_ck@904�ti,omap3-dpll-clock�!/�  $ @ 4�dpll1_x2_ck�fixed-factor-clock�v��0dpll1_x2m2_ck@944�ti,divider-clock�0T� D_�Dcm_96m_fck�fixed-factor-clock�1v��2clock@d40 ti,clksel� @�clock-dpll3-m2�ti,divider-clock �dpll3_m2_ck��T_�clock-omap-96m-fck� ti,mux-clock �omap_96m_fck�2!��Xclock-omap-54m-fck� ti,mux-clock �omap_54m_fck�34��@clock-omap-48m-fck� ti,mux-clock �omap_48m_fck�54��8clock@e40 ti,clksel�@�clock-dpll4-m3�ti,divider-clock �dpll4_m3_ck��T _�6clock-dpll4-m4�ti,divider-clock �dpll4_m4_ck�T_�9dpll4_m3x2_mul_ck�fixed-factor-clock�6v��7dpll4_m3x2_ck@d00�ti,gate-clock�7�� ��3cm_96m_d2_fck�fixed-factor-clock�2v��5omap_12m_fck�fixed-factor-clock�8v��Ydpll4_m4x2_mul_ck�ti,fixed-factor-clock�9����:dpll4_m4x2_ck@d00�ti,gate-clock�:�� ���]dpll4_m5_ck@f40�ti,divider-clock�T?�@_�;dpll4_m5x2_mul_ck�ti,fixed-factor-clock�;����<dpll4_m5x2_ck@d00�ti,gate-clock�<�� ���ydpll4_m6x2_mul_ck�fixed-factor-clock�=v��>dpll4_m6x2_ck@d00�ti,gate-clock�>�� ��?emu_per_alwon_ck�fixed-factor-clock�?v��'clock@d70 ti,clksel� p�clock-clkout2-src-gate� ti,composite-no-wait-gate-clock�clkout2_src_gate_ck�.��Bclock-clkout2-src-mux�ti,composite-mux-clock�clkout2_src_mux_ck�.!2@�Cclock-sys-clkout2�ti,divider-clock �sys_clkout2�A�T@�clkout2_src_ck�ti,composite-clock�BC�Ampu_ck�fixed-factor-clock�Dv��Earm_fck@924�ti,divider-clock�E� $Temu_mpu_alwon_ck�fixed-factor-clock�Ev��(clock@a40 ti,clksel� @�clock-l3-ick�ti,divider-clock�l3_ick�.T_�Fclock-l4-ick�ti,divider-clock�l4_ick�F�T_�Hclock-gpt10-mux-fck�ti,composite-mux-clock�gpt10_mux_fck�G!��Uclock-gpt11-mux-fck�ti,composite-mux-clock�gpt11_mux_fck�G!��Wclock-ssi-ssr-div-fck-3430es2�ti,composite-divider-clock�ssi_ssr_div_fck_3430es2�"�$��~clock@c40 ti,clksel� @�clock-rm-ick�ti,divider-clock�rm_ick�H�T_clock-gpt1-mux-fck�ti,composite-mux-clock �gpt1_mux_fck�G!�`clock-usim-mux-fck�ti,composite-mux-clock �usim_mux_fck(�!IJKLMNOPQ�_��clock@a00 ti,clksel� �clock-gpt10-gate-fck�ti,composite-gate-clock�gpt10_gate_fck�!� �Tclock-gpt11-gate-fck�ti,composite-gate-clock�gpt11_gate_fck�!� �Vclock-mmchs2-fck�ti,wait-gate-clock �mmchs2_fck����clock-mmchs1-fck�ti,wait-gate-clock �mmchs1_fck����clock-i2c3-fck�ti,wait-gate-clock �i2c3_fck����clock-i2c2-fck�ti,wait-gate-clock �i2c2_fck����clock-i2c1-fck�ti,wait-gate-clock �i2c1_fck����clock-mcbsp5-gate-fck�ti,composite-gate-clock�mcbsp5_gate_fck�� � clock-mcbsp1-gate-fck�ti,composite-gate-clock�mcbsp1_gate_fck�� � clock-mcspi4-fck�ti,wait-gate-clock �mcspi4_fck�R���clock-mcspi3-fck�ti,wait-gate-clock �mcspi3_fck�R���clock-mcspi2-fck�ti,wait-gate-clock �mcspi2_fck�R���clock-mcspi1-fck�ti,wait-gate-clock �mcspi1_fck�R���clock-uart2-fck�ti,wait-gate-clock �uart2_fck�R���clock-uart1-fck�ti,wait-gate-clock �uart1_fck�R� ��clock-hdq-fck�ti,wait-gate-clock�hdq_fck�S���clock-modem-fck�ti,omap3-interface-clock �modem_fck�!���clock-mspro-fck�ti,wait-gate-clock �mspro_fck��clock-ssi-ssr-gate-fck-3430es2� ti,composite-no-wait-gate-clock�ssi_ssr_gate_fck_3430es2�"��}clock-mmchs3-fck�ti,wait-gate-clock �mmchs3_fck����gpt10_fck�ti,composite-clock�TUgpt11_fck�ti,composite-clock�VWcore_96m_fck�fixed-factor-clock�Xv��core_48m_fck�fixed-factor-clock�8v��Rcore_12m_fck�fixed-factor-clock�Yv��Score_l3_ick�fixed-factor-clock�Fv��Zclock@a10 ti,clksel� �clock-sdrc-ick�ti,wait-gate-clock �sdrc_ick�Z���clock-mmchs2-ick�ti,omap3-interface-clock �mmchs2_ick�[���clock-mmchs1-ick�ti,omap3-interface-clock �mmchs1_ick�[���clock-hdq-ick�ti,omap3-interface-clock�hdq_ick�[���clock-mcspi4-ick�ti,omap3-interface-clock �mcspi4_ick�[���clock-mcspi3-ick�ti,omap3-interface-clock �mcspi3_ick�[���clock-mcspi2-ick�ti,omap3-interface-clock �mcspi2_ick�[���clock-mcspi1-ick�ti,omap3-interface-clock �mcspi1_ick�[���clock-i2c3-ick�ti,omap3-interface-clock �i2c3_ick�[���clock-i2c2-ick�ti,omap3-interface-clock �i2c2_ick�[���clock-i2c1-ick�ti,omap3-interface-clock �i2c1_ick�[���clock-uart2-ick�ti,omap3-interface-clock �uart2_ick�[���clock-uart1-ick�ti,omap3-interface-clock �uart1_ick�[� ��clock-gpt11-ick�ti,omap3-interface-clock �gpt11_ick�[� ��clock-gpt10-ick�ti,omap3-interface-clock �gpt10_ick�[� ��clock-mcbsp5-ick�ti,omap3-interface-clock �mcbsp5_ick�[� ��clock-mcbsp1-ick�ti,omap3-interface-clock �mcbsp1_ick�[� ��clock-omapctrl-ick�ti,omap3-interface-clock �omapctrl_ick�[���clock-aes2-ick�ti,omap3-interface-clock �aes2_ick�[��clock-sha12-ick�ti,omap3-interface-clock �sha12_ick�[���clock-icr-ick�ti,omap3-interface-clock�icr_ick�[�clock-des2-ick�ti,omap3-interface-clock �des2_ick�[�clock-mspro-ick�ti,omap3-interface-clock �mspro_ick�[�clock-mailboxes-ick�ti,omap3-interface-clock�mailboxes_ick�[�clock-sad2d-ick�ti,omap3-interface-clock �sad2d_ick�F���clock-hsotgusb-ick-3430es2�"ti,omap3-hsotgusb-interface-clock�hsotgusb_ick_3430es2�Z���clock-ssi-ick-3430es2�ti,omap3-ssi-interface-clock�ssi_ick_3430es2�\��clock-mmchs3-ick�ti,omap3-interface-clock �mmchs3_ick�[���gpmc_fck�fixed-factor-clock�Zv�core_l4_ick�fixed-factor-clock�Hv��[clock@e00 ti,clksel��clock-dss-tv-fck�ti,gate-clock �dss_tv_fck�@���clock-dss-96m-fck�ti,gate-clock �dss_96m_fck�X���clock-dss2-alwon-fck�ti,gate-clock�dss2_alwon_fck�!���clock-dss1-alwon-fck-3430es2�ti,dss-gate-clock�dss1_alwon_fck_3430es2�]����dummy_ck� fixed-clockDclock@c00 ti,clksel� �clock-gpt1-gate-fck�ti,composite-gate-clock�gpt1_gate_fck�!��_clock-gpio1-dbck�ti,gate-clock �gpio1_dbck�^���clock-wdt2-fck�ti,wait-gate-clock �wdt2_fck�^���clock-sr1-fck�ti,wait-gate-clock�sr1_fck�!��clock-sr2-fck�ti,wait-gate-clock�sr2_fck�!��clock-usim-gate-fck�ti,composite-gate-clock�usim_gate_fck�X� ��gpt1_fck�ti,composite-clock�_`�wkup_32k_fck�fixed-factor-clock�Gv��^clock@c10 ti,clksel� �clock-wdt2-ick�ti,omap3-interface-clock �wdt2_ick�a���clock-wdt1-ick�ti,omap3-interface-clock �wdt1_ick�a���clock-gpio1-ick�ti,omap3-interface-clock �gpio1_ick�a���clock-omap-32ksync-ick�ti,omap3-interface-clock�omap_32ksync_ick�a���clock-gpt12-ick�ti,omap3-interface-clock �gpt12_ick�a���clock-gpt1-ick�ti,omap3-interface-clock �gpt1_ick�a���clock-usim-ick�ti,omap3-interface-clock �usim_ick�a� ��per_96m_fck�fixed-factor-clock�1v��per_48m_fck�fixed-factor-clock�8v��bclock@1000 ti,clksel��clock-uart3-fck�ti,wait-gate-clock �uart3_fck�b� ��clock-gpt2-gate-fck�ti,composite-gate-clock�gpt2_gate_fck�!��dclock-gpt3-gate-fck�ti,composite-gate-clock�gpt3_gate_fck�!��fclock-gpt4-gate-fck�ti,composite-gate-clock�gpt4_gate_fck�!��hclock-gpt5-gate-fck�ti,composite-gate-clock�gpt5_gate_fck�!��jclock-gpt6-gate-fck�ti,composite-gate-clock�gpt6_gate_fck�!��lclock-gpt7-gate-fck�ti,composite-gate-clock�gpt7_gate_fck�!��nclock-gpt8-gate-fck�ti,composite-gate-clock�gpt8_gate_fck�!� �pclock-gpt9-gate-fck�ti,composite-gate-clock�gpt9_gate_fck�!� �rclock-gpio6-dbck�ti,gate-clock �gpio6_dbck�c���clock-gpio5-dbck�ti,gate-clock �gpio5_dbck�c���clock-gpio4-dbck�ti,gate-clock �gpio4_dbck�c���clock-gpio3-dbck�ti,gate-clock �gpio3_dbck�c���clock-gpio2-dbck�ti,gate-clock �gpio2_dbck�c� ��clock-wdt3-fck�ti,wait-gate-clock �wdt3_fck�c� ��clock-mcbsp2-gate-fck�ti,composite-gate-clock�mcbsp2_gate_fck��� clock-mcbsp3-gate-fck�ti,composite-gate-clock�mcbsp3_gate_fck���clock-mcbsp4-gate-fck�ti,composite-gate-clock�mcbsp4_gate_fck���clock@1040 ti,clksel�@�clock-gpt2-mux-fck�ti,composite-mux-clock �gpt2_mux_fck�G!�eclock-gpt3-mux-fck�ti,composite-mux-clock �gpt3_mux_fck�G!��gclock-gpt4-mux-fck�ti,composite-mux-clock �gpt4_mux_fck�G!��iclock-gpt5-mux-fck�ti,composite-mux-clock �gpt5_mux_fck�G!��kclock-gpt6-mux-fck�ti,composite-mux-clock �gpt6_mux_fck�G!��mclock-gpt7-mux-fck�ti,composite-mux-clock �gpt7_mux_fck�G!��oclock-gpt8-mux-fck�ti,composite-mux-clock �gpt8_mux_fck�G!��qclock-gpt9-mux-fck�ti,composite-mux-clock �gpt9_mux_fck�G!��sgpt2_fck�ti,composite-clock�de�gpt3_fck�ti,composite-clock�fggpt4_fck�ti,composite-clock�higpt5_fck�ti,composite-clock�jkgpt6_fck�ti,composite-clock�lmgpt7_fck�ti,composite-clock�nogpt8_fck�ti,composite-clock�pqgpt9_fck�ti,composite-clock�rsper_32k_alwon_fck�fixed-factor-clock�Gv��cper_l4_ick�fixed-factor-clock�Hv��tclock@1010 ti,clksel��clock-gpio6-ick�ti,omap3-interface-clock �gpio6_ick�t���clock-gpio5-ick�ti,omap3-interface-clock �gpio5_ick�t���clock-gpio4-ick�ti,omap3-interface-clock �gpio4_ick�t���clock-gpio3-ick�ti,omap3-interface-clock �gpio3_ick�t���clock-gpio2-ick�ti,omap3-interface-clock �gpio2_ick�t� ��clock-wdt3-ick�ti,omap3-interface-clock �wdt3_ick�t� ��clock-uart3-ick�ti,omap3-interface-clock �uart3_ick�t� ��clock-uart4-ick�ti,omap3-interface-clock �uart4_ick�t���clock-gpt9-ick�ti,omap3-interface-clock �gpt9_ick�t� ��clock-gpt8-ick�ti,omap3-interface-clock �gpt8_ick�t� ��clock-gpt7-ick�ti,omap3-interface-clock �gpt7_ick�t���clock-gpt6-ick�ti,omap3-interface-clock �gpt6_ick�t���clock-gpt5-ick�ti,omap3-interface-clock �gpt5_ick�t���clock-gpt4-ick�ti,omap3-interface-clock �gpt4_ick�t���clock-gpt3-ick�ti,omap3-interface-clock �gpt3_ick�t���clock-gpt2-ick�ti,omap3-interface-clock �gpt2_ick�t���clock-mcbsp2-ick�ti,omap3-interface-clock �mcbsp2_ick�t���clock-mcbsp3-ick�ti,omap3-interface-clock �mcbsp3_ick�t���clock-mcbsp4-ick�ti,omap3-interface-clock �mcbsp4_ick�t���emu_src_ck�ti,clkdm-gate-clock�u�)secure_32k_fck� fixed-clockD��vgpt12_fck�fixed-factor-clock�vv��wdt1_fck�fixed-factor-clock�vv�security_l4_ick2�fixed-factor-clock�Hv��wclock@a14 ti,clksel� �clock-aes1-ick�ti,omap3-interface-clock �aes1_ick�w��clock-rng-ick�ti,omap3-interface-clock�rng_ick�w��clock-sha11-ick�ti,omap3-interface-clock �sha11_ick�w�clock-des1-ick�ti,omap3-interface-clock �des1_ick�w�clock-pka-ick�ti,omap3-interface-clock�pka_ick�x�clock@f00 ti,clksel��clock-cam-mclk�ti,gate-clock �cam_mclk�y��clock-csi2-96m-fck�ti,gate-clock �csi2_96m_fck����cam_ick@f10�!ti,omap3-no-wait-interface-clock�H����security_l3_ick�fixed-factor-clock�Fv��xssi_l4_ick�fixed-factor-clock�Hv��\sr_l4_ick�fixed-factor-clock�Hv�dpll2_fck@40�ti,divider-clock�.�T�@_�zdpll2_ck@4�ti,omap3-dpll-clock�!z�$@4� �{dpll2_m2_ck@44�ti,divider-clock�{T�D_�|iva2_ck@0�ti,wait-gate-clock�|����clock@a18 ti,clksel� �clock-mad2d-ick�ti,omap3-interface-clock �mad2d_ick�F���clock-usbtll-ick�ti,omap3-interface-clock �usbtll_ick�[���ssi_ssr_fck_3430es2�ti,composite-clock�}~�ssi_sst_fck_3430es2�fixed-factor-clock�v�� sys_d2_ck�fixed-factor-clock�!v��Iomap_96m_d2_fck�fixed-factor-clock�Xv��Jomap_96m_d4_fck�fixed-factor-clock�Xv��Komap_96m_d8_fck�fixed-factor-clock�Xv��Lomap_96m_d10_fck�fixed-factor-clock�Xv� �Mdpll5_m2_d4_ck�fixed-factor-clock��v��Ndpll5_m2_d8_ck�fixed-factor-clock��v��Odpll5_m2_d16_ck�fixed-factor-clock��v��Pdpll5_m2_d20_ck�fixed-factor-clock��v��Qusim_fck�ti,composite-clock���dpll5_ck@d04�ti,omap3-dpll-clock�!!�  $ L 4���dpll5_m2_ck@d50�ti,divider-clock��T� P_��sgx_gate_fck@b00�ti,composite-gate-clock�.�� ��core_d3_ck�fixed-factor-clock�.v���core_d4_ck�fixed-factor-clock�.v���core_d6_ck�fixed-factor-clock�.v���omap_192m_alwon_fck�fixed-factor-clock�%v���core_d2_ck�fixed-factor-clock�.v���sgx_mux_fck@b40�ti,composite-mux-clock ����2����� @��sgx_fck�ti,composite-clock����sgx_ick@b10�ti,wait-gate-clock�F� ���cpefuse_fck@a08�ti,gate-clock�!� ���ts_fck@a08�ti,gate-clock�G� ���usbtll_fck@a08�ti,wait-gate-clock��� ���dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�H����usbhost_120m_fck@1400�ti,gate-clock������usbhost_48m_fck@1400�ti,dss-gate-clock�8����usbhost_ick@1410�ti,omap3-dss-interface-clock�H����clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainh���������������������������emu_clkdmti,clockdomain�)dpll4_clkdmti,clockdomain�wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain��������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�{d2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����target-module@48320000ti,sysc-omap2ti,sysc�H2H2 revsysc�^��fckick+ �H2counter@0ti,omap-counter32k� interrupt-controller@48200000ti,omap3-intc�H �target-module@48056000ti,sysc-omap2ti,sysc�H`H`,H`(revsyscsyss #  (�Z�ick+ �H`dma-controller@0ti,omap3430-sdmati,omap-sdma�� -8 E`�gpio@48310000ti,omap3-gpio�H1��gpio1Rdt�gpio@49050000ti,omap3-gpio�I��gpio2dt�gpio@49052000ti,omap3-gpio�I ��gpio3dtgpio@49054000ti,omap3-gpio�I@� �gpio4dt��gpio@49056000ti,omap3-gpio�I`�!�gpio5dt��gpio@49058000ti,omap3-gpio�I��"�gpio6dt�serial@4806a000ti,omap3-uart�H� �H512:txrx�uart1D�lserial@4806c000ti,omap3-uart�H��I534:txrx�uart2D�lddefaultr�serial@49020000ti,omap3-uart�I�J�n556:txrx�uart3D�lddefaultr�i2c@48070000 ti,omap3-i2c�H��8+�i2c1ddefaultr�D'�@twl@48�H�  ti,twl4030ddefaultr��audioti,twl4030-audiocodecrtcti,twl4030-rtc� bciti,twl4030-bci� ���� �vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� regulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0���regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5��regulator-vusb1v8ti,twl4030-vusb1v8��regulator-vusb3v1ti,twl4030-vusb3v1��regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@�regulator-vsimti,twl4030-vsim�w@�-��gpioti,twl4030-gpiodt�twl4030-usbti,twl4030-usb� ������ � pwmti,twl4030-pwmpwmledti,twl4030-pwmled�pwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad�(8madcti,twl4030-madc�K��i2c@48072000 ti,omap3-i2c�H ��9+�i2c2 ]disabledi2c@48060000 ti,omap3-i2c�H��=+�i2c3ddefaultr�D��eeprom@51 atmel,24c01�Qdlis33de@1dst,lis33dest,lis3lv02d�m�x����� � � �,;JYhxwx���&�&��mailbox@48094000ti,omap3-mailbox�mailbox�H @����mbox-dsp � �spi@48098000ti,omap2-mcspi�H ��A+�mcspi1@5#$%&'()* :tx0rx0tx1rx1tx2rx2tx3rx3ddefaultr�display@1lgphilips,lb035q02lcd35�� .7ddefaultr� @�portendpointM�� ads7846@0ddefaultr� ti,ads7846]���` �� h�u~���������spi@4809a000ti,omap2-mcspi�H ��B+�mcspi2 5+,-.:tx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H ��[+�mcspi3 5:tx0rx0tx1rx1spi@480ba000ti,omap2-mcspi�H ��0+�mcspi45FG:tx0rx01w@480b2000 ti,omap3-1w�H �:�hdq1wmmc@4809c000ti,omap3-hsmmc�H ��S�mmc1�5=>:txrx��ddefaultr����mmc@480b4000ti,omap3-hsmmc�H @�V�mmc25/0:txrxddefaultr������mmc@480ad000ti,omap3-hsmmc�H ��^�mmc35MN:txrx ]disabledmmu@480bd400ti,omap2-iommu�H ����mmu_isp,�mmu@5d000000ti,omap2-iommu�]���mmu_iva ]disabledwdt@48314000 ti,omap3-wdt�H1@� �wd_timer2mcbsp@48074000ti,omap3-mcbsp�H@�mpu �;< ?