� ��%n8 �(� | LG Nexus 5Xlg,bullheadqcom,msm8992��.=I dW  chosendserial0:115200n8cpus.=cpu-mapcluster0core0pcpu@0tcpuarm,cortex-a53arm,armv8���l2-cachecache��timerarm,armv8-timer0�xo_board fixed-clock��$�sleep_clk fixed-clock���vreg-vph-pwrregulator-fixed�okay�vph-pwr�6��6��hwmutexqcom,sfpb-mutex +2�smem qcom,smem@N_soc.=g���� simple-businterrupt-controller@f9000000qcom,msm-qgic2n���� �syscon@f900d000syscon��� �timer@f9020000.=garm,armv7-timer-mem��frame@f9021000�� ��� frame@f9023000� � ��0 �disabledframe@f9024000� � ��@ �disabledframe@f9025000� � ��P �disabledframe@f9026000� � ��` �disabledframe@f9027000� ���p �disabledframe@f9028000� ���� �disabledrestart@fc4ab000 qcom,pshold��J�pinctrl@fd510000qcom,msm8994-pinctrl��Q@ ����n�blsp1_uart2_default� pinmux �blsp_uart2 �gpio4gpio5pinconf �gpio4gpio5��blsp1_uart2_sleep� pinmux�gpio �gpio4gpio5pinconf �gpio4gpio5��clk-on� pinconf �sdc1_clk��clk-off�pinconf �sdc1_clk��cmd-on� pinconf �sdc1_cmd��cmd-off�pinconf �sdc1_cmd��data-on� pinconf �sdc1_data��data-off�pinconf �sdc1_data��rclk-on��rclk-off��serial@f991e000%qcom,msm-uartdm-v1.4qcom,msm-uartdm���� �l�okay coreifaceH:defaultsleep$ . clock-controller@fc400000qcom,gcc-msm8994�8E��@ �mmc@f9824900qcom,sdhci-msm-v4���I���@Yhc_memcore_mem�{�chc_irqpwr_irqhv coreifacedefaultsleep$ .s}�okaymemory@fc428000qcom,rpm-msg-ram��B�@�syscon@fd484000.=syscon��H@�memorytmemory�reserved-memory.=gsmem@6a00000�� ��ramoops@1ff00000ramoops������smd qcom,smdrpm �� ����rpm-requestsqcom,rpm-msm8994 �rpm_requestspm8994-regulatorsqcom,rpm-pm8994-regulatorss1�s2s3�s4�s5�s6s7l1l2l3l4l6l8l9l10l11l12�l13l14�l15l16l17l18l19l20l21l22l23l24l25l26l27l28�l29l30l31l32lvs1lvs2rpm_requestspm8994-regulators ,=Qau�������s1� 5� 5s2s3�� �� s4�w@�w@!��s5� �p� �ps7�B@�B@l1�B@�B@l2����l3�O��O�l4��(��(l5l6�w@�w@l7l8�w@�w@l9�w@�w@l10�w@�w@7w@l11�O��O�7O�l12�w@�w@7w@IVq'�okayl13�w@�-p7-p�okayl14�O��O�7O�IVq'�okayl15�w@�w@7w@�okayl16�)2��)2�7)2��okayl17�)2��)2�7)2��okayl18�-���-��7-���l19�w@�w@7w@�okayl20�-p�-p�!��l21�w@�w@7w@l22�/M`�/M`7/M`l23�*���*��7*��l24�.��0�7.�l25�w@�w@7w@l26l27����7�l28�B@�B@7B@IVq'l29l30l31�C��C�7C�l32aliases�/soc/serial@f991e000 modelcompatibleqcom,msm-idinterrupt-parent#address-cells#size-cellsqcom,board-idqcom,pmic-idstdout-pathcpudevice_typeregnext-level-cachephandlecache-levelinterrupts#clock-cellsclock-frequencystatusregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onsyscon#hwlock-cellsmemory-regionqcom,rpm-msg-ramhwlocksrangesinterrupt-controller#interrupt-cellsframe-numbergpio-controller#gpio-cellsfunctionpinsdrive-strengthbias-disablebias-pull-downbias-pull-upclock-namesclockspinctrl-namespinctrl-0pinctrl-1#reset-cells#power-domain-cellsreg-namesinterrupt-namesbus-widthmmc-hs400-1_8vno-mapconsole-sizerecord-sizeftrace-sizepmsg-sizeqcom,ipcqcom,smd-edgeqcom,local-pidqcom,remote-pidqcom,smd-channelsvdd_l1-supplyvdd_l2_26_28-supplyvdd_l3_11-supplyvdd_l4_27_31-supplyvdd_l5_7-supplyvdd_l6_12_32-supplyvdd_l8_16_30-supplyvdd_l9_10_18_22-supplyvdd_l13_19_23_24-supplyvdd_l14_15-supplyvdd_l17_29-supplyvdd_l20_21-supplyvdd_l25-supplyvdd_lvs1_2regulator-allow-set-loadregulator-system-loadqcom,init-voltageproxy-supplyqcom,proxy-consumer-enableqcom,proxy-consumer-currentqcom,init-ldo-moderegulator-boot-onserial0