� ����8�(( ���Stechnexion,omap3-thundertechnexion,omap3-tao3530ti,omap3430ti,omap34xxti,omap3 +,7TI OMAP3 Thunder baseboard with TAO3530 SOMchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpu���cpu������� pmu@54000000arm,cortex-a8-pmu�T���debugsssocti,omap-inframpu ti,omap3-mpu�mpuiva ti,iva2.2�ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bus�h� +��l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ �Hscm@2000ti,omap3-scmsimple-bus� + � pinmux@30 ti,omap3-padconfpinctrl-single�08+ 5S�pinmux_hsusbb2_pins`p��� � � � � � � � � � pinmux_mmc1_pinsPp "$&��pinmux_mmc2_pins0p(*,.02��pinmux_wlan_gpiop^pinmux_uart3_pinspnAp��pinmux_i2c3_pinsp����pinmux_mcspi1_pins p������pinmux_mcspi3_pins p������pinmux_mcbsp3_pins p<>@B��pinmux_twl4030_pinsp�A��pinmux_dss_dpi_pins�p�����������������������������pinmux_lte430_pinsp8�pinmux_backlight_pinsp:�scm_conf@270sysconsimple-bus�p0+ �p0�pbias_regulator@2b0ti,pbias-omap3ti,pbias-omap���pbias_mmc_omap2430�pbias_mmc_omap2430�w@�-����clocks+mcbsp5_mux_fck@68�ti,composite-mux-clock���h� mcbsp5_fck�ti,composite-clock� ��mcbsp1_mux_fck@4�ti,composite-mux-clock���� mcbsp1_fck�ti,composite-clock� ��mcbsp2_mux_fck@4�ti,composite-mux-clock� ���mcbsp2_fck�ti,composite-clock� ��mcbsp3_mux_fck@68�ti,composite-mux-clock� �h�mcbsp3_fck�ti,composite-clock���mcbsp4_mux_fck@68�ti,composite-mux-clock� ��h�mcbsp4_fck�ti,composite-clock���clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single� \+ 5S�pinmux_twl4030_vpins p��target-module@480a6000ti,sysc-omap2ti,sysc�H `DH `HH `L�revsyscsyss� � ��ick+ �H `  disabledaes1@0 ti,omap3-aes�P�  "txrxtarget-module@480c5000ti,sysc-omap2ti,sysc�H PDH PHH PL�revsyscsyss� � ��ick+ �H P  disabledaes2@0 ti,omap3-aes�P�AB"txrxprm@48306000 ti,omap3-prm�H0`@� clocks+virt_16_8m_ck� fixed-clock,Y�osc_sys_ck@d40� ti,mux-clock�� @�sys_ck@1270�ti,divider-clock��<�pG�!sys_clkout1@d70�ti,gate-clock�� p�dpll3_x2_ck�fixed-factor-clock�^idpll3_m2x2_ck�fixed-factor-clock�^i� dpll4_x2_ck�fixed-factor-clock�^icorex2_fck�fixed-factor-clock� ^i�"wkup_l4_ick�fixed-factor-clock�!^i�Qcorex2_d3_fck�fixed-factor-clock�"^i��corex2_d5_fck�fixed-factor-clock�"^i��clockdomainscm@48004000 ti,omap3-cm�H@@clocks+dummy_apb_pclk� fixed-clock,omap_32k_fck� fixed-clock,��Cvirt_12m_ck� fixed-clock,��virt_13m_ck� fixed-clock,�]@�virt_19200000_ck� fixed-clock,$��virt_26000000_ck� fixed-clock,����virt_38_4m_ck� fixed-clock,I��dpll4_ck@d00�ti,omap3-dpll-per-clock�!!� D 0�dpll4_m2_ck@d48�ti,divider-clock�<?� HG�#dpll4_m2x2_mul_ck�fixed-factor-clock�#^i�$dpll4_m2x2_ck@d00�ti,gate-clock�$�� s�%omap_96m_alwon_fck�fixed-factor-clock�%^i�,dpll3_ck@d00�ti,omap3-dpll-core-clock�!!� @ 0�dpll3_m3_ck@1140�ti,divider-clock��<�@G�&dpll3_m3x2_mul_ck�fixed-factor-clock�&^i�'dpll3_m3x2_ck@d00�ti,gate-clock�'� � s�(emu_core_alwon_ck�fixed-factor-clock�(^i�esys_altclk� fixed-clock,�1mcbsp_clks� fixed-clock,�dpll3_m2_ck@d40�ti,divider-clock��<� @G�core_ck�fixed-factor-clock�^i�)dpll1_fck@940�ti,divider-clock�)�<� @G�*dpll1_ck@904�ti,omap3-dpll-clock�!*�  $ @ 4�dpll1_x2_ck�fixed-factor-clock�^i�+dpll1_x2m2_ck@944�ti,divider-clock�+<� DG�?cm_96m_fck�fixed-factor-clock�,^i�-omap_96m_fck@d40� ti,mux-clock�-!�� @�Hdpll4_m3_ck@e40�ti,divider-clock��< �@G�.dpll4_m3x2_mul_ck�fixed-factor-clock�.^i�/dpll4_m3x2_ck@d00�ti,gate-clock�/�� s�0omap_54m_fck@d40� ti,mux-clock�01�� @�;cm_96m_d2_fck�fixed-factor-clock�-^i�2omap_48m_fck@d40� ti,mux-clock�21�� @�3omap_12m_fck�fixed-factor-clock�3^i�Jdpll4_m4_ck@e40�ti,divider-clock�<�@G�4dpll4_m4x2_mul_ck�ti,fixed-factor-clock�4����5dpll4_m4x2_ck@d00�ti,gate-clock�5�� s���dpll4_m5_ck@f40�ti,divider-clock�<?�@G�6dpll4_m5x2_mul_ck�ti,fixed-factor-clock�6����7dpll4_m5x2_ck@d00�ti,gate-clock�7�� s��mdpll4_m6_ck@1140�ti,divider-clock��<?�@G�8dpll4_m6x2_mul_ck�fixed-factor-clock�8^i�9dpll4_m6x2_ck@d00�ti,gate-clock�9�� s�:emu_per_alwon_ck�fixed-factor-clock�:^i�fclkout2_src_gate_ck@d70� ti,composite-no-wait-gate-clock�)�� p�<clkout2_src_mux_ck@d70�ti,composite-mux-clock�)!-;� p�=clkout2_src_ck�ti,composite-clock�<=�>sys_clkout2@d70�ti,divider-clock�>�<@� p�mpu_ck�fixed-factor-clock�?^i�@arm_fck@924�ti,divider-clock�@� $<emu_mpu_alwon_ck�fixed-factor-clock�@^i�gl3_ick@a40�ti,divider-clock�)<� @G�Al4_ick@a40�ti,divider-clock�A�<� @G�Brm_ick@c40�ti,divider-clock�B�<� @Ggpt10_gate_fck@a00�ti,composite-gate-clock�!� � �Dgpt10_mux_fck@a40�ti,composite-mux-clock�C!�� @�Egpt10_fck�ti,composite-clock�DEgpt11_gate_fck@a00�ti,composite-gate-clock�!� � �Fgpt11_mux_fck@a40�ti,composite-mux-clock�C!�� @�Ggpt11_fck�ti,composite-clock�FGcore_96m_fck�fixed-factor-clock�H^i�mmchs2_fck@a00�ti,wait-gate-clock�� ���mmchs1_fck@a00�ti,wait-gate-clock�� ���i2c3_fck@a00�ti,wait-gate-clock�� ���i2c2_fck@a00�ti,wait-gate-clock�� ���i2c1_fck@a00�ti,wait-gate-clock�� ���mcbsp5_gate_fck@a00�ti,composite-gate-clock�� � �mcbsp1_gate_fck@a00�ti,composite-gate-clock�� � � core_48m_fck�fixed-factor-clock�3^i�Imcspi4_fck@a00�ti,wait-gate-clock�I� ���mcspi3_fck@a00�ti,wait-gate-clock�I� ���mcspi2_fck@a00�ti,wait-gate-clock�I� ���mcspi1_fck@a00�ti,wait-gate-clock�I� ���uart2_fck@a00�ti,wait-gate-clock�I� ���uart1_fck@a00�ti,wait-gate-clock�I� � ��core_12m_fck�fixed-factor-clock�J^i�Khdq_fck@a00�ti,wait-gate-clock�K� ���core_l3_ick�fixed-factor-clock�A^i�Lsdrc_ick@a10�ti,wait-gate-clock�L� ���gpmc_fck�fixed-factor-clock�L^icore_l4_ick�fixed-factor-clock�B^i�Mmmchs2_ick@a10�ti,omap3-interface-clock�M� ���mmchs1_ick@a10�ti,omap3-interface-clock�M� ���hdq_ick@a10�ti,omap3-interface-clock�M� ���mcspi4_ick@a10�ti,omap3-interface-clock�M� ���mcspi3_ick@a10�ti,omap3-interface-clock�M� ���mcspi2_ick@a10�ti,omap3-interface-clock�M� ���mcspi1_ick@a10�ti,omap3-interface-clock�M� ���i2c3_ick@a10�ti,omap3-interface-clock�M� ���i2c2_ick@a10�ti,omap3-interface-clock�M� ���i2c1_ick@a10�ti,omap3-interface-clock�M� ���uart2_ick@a10�ti,omap3-interface-clock�M� ���uart1_ick@a10�ti,omap3-interface-clock�M� � ��gpt11_ick@a10�ti,omap3-interface-clock�M� � ��gpt10_ick@a10�ti,omap3-interface-clock�M� � ��mcbsp5_ick@a10�ti,omap3-interface-clock�M� � ��mcbsp1_ick@a10�ti,omap3-interface-clock�M� � ��omapctrl_ick@a10�ti,omap3-interface-clock�M� ���dss_tv_fck@e00�ti,gate-clock�;����dss_96m_fck@e00�ti,gate-clock�H����dss2_alwon_fck@e00�ti,gate-clock�!����dummy_ck� fixed-clock,gpt1_gate_fck@c00�ti,composite-gate-clock�!�� �Ngpt1_mux_fck@c40�ti,composite-mux-clock�C!� @�Ogpt1_fck�ti,composite-clock�NO��aes2_ick@a10�ti,omap3-interface-clock�M�� �wkup_32k_fck�fixed-factor-clock�C^i�Pgpio1_dbck@c00�ti,gate-clock�P� ���sha12_ick@a10�ti,omap3-interface-clock�M� ���wdt2_fck@c00�ti,wait-gate-clock�P� ���wdt2_ick@c10�ti,omap3-interface-clock�Q� ���wdt1_ick@c10�ti,omap3-interface-clock�Q� ���gpio1_ick@c10�ti,omap3-interface-clock�Q� ���omap_32ksync_ick@c10�ti,omap3-interface-clock�Q� ���gpt12_ick@c10�ti,omap3-interface-clock�Q� ���gpt1_ick@c10�ti,omap3-interface-clock�Q� ���per_96m_fck�fixed-factor-clock�,^i� per_48m_fck�fixed-factor-clock�3^i�Ruart3_fck@1000�ti,wait-gate-clock�R�� ��gpt2_gate_fck@1000�ti,composite-gate-clock�!���Sgpt2_mux_fck@1040�ti,composite-mux-clock�C!�@�Tgpt2_fck�ti,composite-clock�ST��gpt3_gate_fck@1000�ti,composite-gate-clock�!���Ugpt3_mux_fck@1040�ti,composite-mux-clock�C!��@�Vgpt3_fck�ti,composite-clock�UVgpt4_gate_fck@1000�ti,composite-gate-clock�!���Wgpt4_mux_fck@1040�ti,composite-mux-clock�C!��@�Xgpt4_fck�ti,composite-clock�WXgpt5_gate_fck@1000�ti,composite-gate-clock�!���Ygpt5_mux_fck@1040�ti,composite-mux-clock�C!��@�Zgpt5_fck�ti,composite-clock�YZgpt6_gate_fck@1000�ti,composite-gate-clock�!���[gpt6_mux_fck@1040�ti,composite-mux-clock�C!��@�\gpt6_fck�ti,composite-clock�[\gpt7_gate_fck@1000�ti,composite-gate-clock�!���]gpt7_mux_fck@1040�ti,composite-mux-clock�C!��@�^gpt7_fck�ti,composite-clock�]^gpt8_gate_fck@1000�ti,composite-gate-clock�!� ��_gpt8_mux_fck@1040�ti,composite-mux-clock�C!��@�`gpt8_fck�ti,composite-clock�_`gpt9_gate_fck@1000�ti,composite-gate-clock�!� ��agpt9_mux_fck@1040�ti,composite-mux-clock�C!��@�bgpt9_fck�ti,composite-clock�abper_32k_alwon_fck�fixed-factor-clock�C^i�cgpio6_dbck@1000�ti,gate-clock�c����gpio5_dbck@1000�ti,gate-clock�c����gpio4_dbck@1000�ti,gate-clock�c����gpio3_dbck@1000�ti,gate-clock�c����gpio2_dbck@1000�ti,gate-clock�c�� ��wdt3_fck@1000�ti,wait-gate-clock�c�� ��per_l4_ick�fixed-factor-clock�B^i�dgpio6_ick@1010�ti,omap3-interface-clock�d����gpio5_ick@1010�ti,omap3-interface-clock�d����gpio4_ick@1010�ti,omap3-interface-clock�d����gpio3_ick@1010�ti,omap3-interface-clock�d����gpio2_ick@1010�ti,omap3-interface-clock�d�� ��wdt3_ick@1010�ti,omap3-interface-clock�d�� ��uart3_ick@1010�ti,omap3-interface-clock�d�� ��uart4_ick@1010�ti,omap3-interface-clock�d����gpt9_ick@1010�ti,omap3-interface-clock�d�� ��gpt8_ick@1010�ti,omap3-interface-clock�d�� ��gpt7_ick@1010�ti,omap3-interface-clock�d����gpt6_ick@1010�ti,omap3-interface-clock�d����gpt5_ick@1010�ti,omap3-interface-clock�d����gpt4_ick@1010�ti,omap3-interface-clock�d����gpt3_ick@1010�ti,omap3-interface-clock�d����gpt2_ick@1010�ti,omap3-interface-clock�d����mcbsp2_ick@1010�ti,omap3-interface-clock�d����mcbsp3_ick@1010�ti,omap3-interface-clock�d����mcbsp4_ick@1010�ti,omap3-interface-clock�d����mcbsp2_gate_fck@1000�ti,composite-gate-clock���� mcbsp3_gate_fck@1000�ti,composite-gate-clock����mcbsp4_gate_fck@1000�ti,composite-gate-clock����emu_src_mux_ck@1140� ti,mux-clock�!efg�@�hemu_src_ck�ti,clkdm-gate-clock�h�ipclk_fck@1140�ti,divider-clock�i�<�@Gpclkx2_fck@1140�ti,divider-clock�i�<�@Gatclk_fck@1140�ti,divider-clock�i�<�@Gtraceclk_src_fck@1140� ti,mux-clock�!efg��@�jtraceclk_fck@1140�ti,divider-clock�j� <�@Gsecure_32k_fck� fixed-clock,��kgpt12_fck�fixed-factor-clock�k^i��wdt1_fck�fixed-factor-clock�k^isecurity_l4_ick2�fixed-factor-clock�B^i�laes1_ick@a14�ti,omap3-interface-clock�l�� �rng_ick@a14�ti,omap3-interface-clock�l� ���sha11_ick@a14�ti,omap3-interface-clock�l� �des1_ick@a14�ti,omap3-interface-clock�l� �cam_mclk@f00�ti,gate-clock�m���cam_ick@f10�!ti,omap3-no-wait-interface-clock�B����csi2_96m_fck@f00�ti,gate-clock�����security_l3_ick�fixed-factor-clock�A^i�npka_ick@a14�ti,omap3-interface-clock�n� �icr_ick@a10�ti,omap3-interface-clock�M� �des2_ick@a10�ti,omap3-interface-clock�M� �mspro_ick@a10�ti,omap3-interface-clock�M� �mailboxes_ick@a10�ti,omap3-interface-clock�M� �ssi_l4_ick�fixed-factor-clock�B^i�usr1_fck@c00�ti,wait-gate-clock�!� �� sr2_fck@c00�ti,wait-gate-clock�!� ��sr_l4_ick�fixed-factor-clock�B^idpll2_fck@40�ti,divider-clock�)�<�@G�odpll2_ck@4�ti,omap3-dpll-clock�!o�$@4����pdpll2_m2_ck@44�ti,divider-clock�p<�DG�qiva2_ck@0�ti,wait-gate-clock�q����modem_fck@a00�ti,omap3-interface-clock�!� ���sad2d_ick@a10�ti,omap3-interface-clock�A� ���mad2d_ick@a18�ti,omap3-interface-clock�A� ���mspro_fck@a00�ti,wait-gate-clock�� �ssi_ssr_gate_fck_3430es2@a00� ti,composite-no-wait-gate-clock�"�� �rssi_ssr_div_fck_3430es2@a40�ti,composite-divider-clock�"�� @$��sssi_ssr_fck_3430es2�ti,composite-clock�rs�tssi_sst_fck_3430es2�fixed-factor-clock�t^i�hsotgusb_ick_3430es2@a10�"ti,omap3-hsotgusb-interface-clock�L� ���ssi_ick_3430es2@a10�ti,omap3-ssi-interface-clock�u� ��usim_gate_fck@c00�ti,composite-gate-clock�H� � ��sys_d2_ck�fixed-factor-clock�!^i�womap_96m_d2_fck�fixed-factor-clock�H^i�xomap_96m_d4_fck�fixed-factor-clock�H^i�yomap_96m_d8_fck�fixed-factor-clock�H^i�zomap_96m_d10_fck�fixed-factor-clock�H^i �{dpll5_m2_d4_ck�fixed-factor-clock�v^i�|dpll5_m2_d8_ck�fixed-factor-clock�v^i�}dpll5_m2_d16_ck�fixed-factor-clock�v^i�~dpll5_m2_d20_ck�fixed-factor-clock�v^i�usim_mux_fck@c40�ti,composite-mux-clock(�!wxyz{|}~�� @G��usim_fck�ti,composite-clock���usim_ick@c10�ti,omap3-interface-clock�Q� � ��dpll5_ck@d04�ti,omap3-dpll-clock�!!�  $ L 4����dpll5_m2_ck@d50�ti,divider-clock��<� PG�vsgx_gate_fck@b00�ti,composite-gate-clock�)�� ��core_d3_ck�fixed-factor-clock�)^i��core_d4_ck�fixed-factor-clock�)^i��core_d6_ck�fixed-factor-clock�)^i��omap_192m_alwon_fck�fixed-factor-clock�%^i��core_d2_ck�fixed-factor-clock�)^i��sgx_mux_fck@b40�ti,composite-mux-clock ����-����� @��sgx_fck�ti,composite-clock���� sgx_ick@b10�ti,wait-gate-clock�A� ���cpefuse_fck@a08�ti,gate-clock�!� ���ts_fck@a08�ti,gate-clock�C� ���usbtll_fck@a08�ti,wait-gate-clock�v� ���usbtll_ick@a18�ti,omap3-interface-clock�M� ���mmchs3_ick@a10�ti,omap3-interface-clock�M� ���mmchs3_fck@a00�ti,wait-gate-clock�� ���dss1_alwon_fck_3430es2@e00�ti,dss-gate-clock�������dss_ick_3430es2@e10�ti,omap3-dss-interface-clock�B����usbhost_120m_fck@1400�ti,gate-clock�v����usbhost_48m_fck@1400�ti,dss-gate-clock�3����usbhost_ick@1410�ti,omap3-dss-interface-clock�B����clockdomainscore_l3_clkdmti,clockdomain���dpll3_clkdmti,clockdomain�dpll1_clkdmti,clockdomain�per_clkdmti,clockdomainh���������������������������emu_clkdmti,clockdomain�idpll4_clkdmti,clockdomain�wkup_clkdmti,clockdomain$����������dss_clkdmti,clockdomain������core_l4_clkdmti,clockdomain��������������������������������������cam_clkdmti,clockdomain���iva2_clkdmti,clockdomain��dpll2_clkdmti,clockdomain�pd2d_clkdmti,clockdomain ����dpll5_clkdmti,clockdomain��sgx_clkdmti,clockdomain��usbhost_clkdmti,clockdomain ����target-module@48320000ti,sysc-omap2ti,sysc�H2H2 �revsysc��P��fckick+ �H2counter@0ti,omap-counter32k� interrupt-controller@48200000ti,omap3-intc �H �target-module@48056000ti,sysc-omap2ti,sysc�H`H`,H`(�revsyscsyss�#  � �L�ick+ �H`dma-controller@0ti,omap3430-sdmati,omap-sdma��  -`�gpio@48310000ti,omap3-gpio�H1��gpio1:L\ gpio@49050000ti,omap3-gpio�I��gpio2L\ gpio@49052000ti,omap3-gpio�I ��gpio3L\ gpio@49054000ti,omap3-gpio�I@� �gpio4L\ gpio@49056000ti,omap3-gpio�I`�!�gpio5L\ �gpio@49058000ti,omap3-gpio�I��"�gpio6L\ �serial@4806a000ti,omap3-uart�H� hH12"txrx�uart1,�lserial@4806c000ti,omap3-uart�H�hI34"txrx�uart2,�lserial@49020000ti,omap3-uart�IhJ56"txrx�uart3,�l|default��i2c@48070000 ti,omap3-i2c�H��8"txrx+�i2c1,'�@twl@48�H�  ti,twl4030 |default���audioti,twl4030-audiocodecrtcti,twl4030-rtc� bciti,twl4030-bci� ���� �vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 �vdd_ehci�w@�w@�regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1� '�� �regulator-vdacti,twl4030-vdac�w@�w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1�:��0���regulator-vmmc2ti,twl4030-vmmc2�:��0�regulator-vusb1v5ti,twl4030-vusb1v5��regulator-vusb1v8ti,twl4030-vusb1v8��regulator-vusb3v1ti,twl4030-vusb3v1��regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2�w@�w@�regulator-vsimti,twl4030-vsim�w@�-����gpioti,twl4030-gpioL\ �������twl4030-usbti,twl4030-usb� ����!*�pwmti,twl4030-pwm5pwmledti,twl4030-pwmled5pwrbuttonti,twl4030-pwrbutton�keypadti,twl4030-keypad�@Pmadcti,twl4030-madc�c��i2c@48072000 ti,omap3-i2c�H ��9"txrx+�i2c2i2c@48060000 ti,omap3-i2c�H��="txrx+�i2c3,��|default��mailbox@48094000ti,omap3-mailbox�mailbox�H @�u��dsp � �spi@48098000ti,omap2-mcspi�H ��A+�mcspi1�@#$%&'()* "tx0rx0tx1rx1tx2rx2tx3rx3|default��spidev@0spidev��l��spi@4809a000ti,omap2-mcspi�H ��B+�mcspi2� +,-."tx0rx0tx1rx1spi@480b8000ti,omap2-mcspi�H ��[+�mcspi3� "tx0rx0tx1rx1|default��spidev@0spidev��l��spi@480ba000ti,omap2-mcspi�H ��0+�mcspi4�FG"tx0rx01w@480b2000 ti,omap3-1w�H �:�hdq1wmmc@4809c000ti,omap3-hsmmc�H ��S�mmc1�=>"txrx��|default���� � � mmc@480b4000ti,omap3-hsmmc�H @�V�mmc2/0"txrx|default����* 8mmc@480ad000ti,omap3-hsmmc�H ��^�mmc3MN"txrx disabledmmu@480bd400Kti,omap2-iommu�H ����mmu_ispX�mmu@5d000000Kti,omap2-iommu�]���mmu_iva disabledwdt@48314000 ti,omap3-wdt�H1@� �wd_timer2mcbsp@48074000ti,omap3-mcbsp�H@��mpu �;< hcommontxrxx��mcbsp1 "txrx���fck disabledtarget-module@480a0000ti,sysc-omap2ti,sysc�H <H @H D�revsyscsyss�� ���ick+ �H rng@0 ti,omap2-rng� �4mcbsp@49022000ti,omap3-mcbsp�I �I�� �mpusidetone�>?hcommontxrxsidetonex�mcbsp2mcbsp2_sidetone!""txrx����fckickokay�mcbsp@49024000ti,omap3-mcbsp�I@�I�� �mpusidetone�YZhcommontxrxsidetonex��mcbsp3mcbsp3_sidetone"txrx����fckickokay|default��mcbsp@49026000ti,omap3-mcbsp�I`��mpu �67 hcommontxrxx��mcbsp4"txrx���fck� disabledmcbsp@48096000ti,omap3-mcbsp�H `��mpu �QR hcommontxrxx��mcbsp5"txrx���fck disabledsham@480c3000ti,omap3-sham�sham�H 0d�1E"rx disabledtarget-module@48318000ti,sysc-omap2-timerti,sysc�H1�H1�H1��revsyscsyss�' � ����fckick+ �H1���timer@0ti,omap3430-timer�����fck�%����Ctarget-module@49032000ti,sysc-omap2-timerti,sysc�I I I �revsyscsyss�' � ����fckick+ �I timer@0ti,omap3430-timer��&timer@49034000ti,omap3430-timer�I@�'�timer3timer@49036000ti,omap3430-timer�I`�(�timer4timer@49038000ti,omap3430-timer�I��)�timer5�timer@4903a000ti,omap3430-timer�I��*�timer6�timer@4903c000ti,omap3430-timer�I��+�timer7�timer@4903e000ti,omap3430-timer�I��,�timer8��timer@49040000ti,omap3430-timer�I�-�timer9�timer@48086000ti,omap3430-timer�H`�.�timer10�timer@48088000ti,omap3430-timer�H��/�timer11�target-module@48304000ti,sysc-omap2-timerti,sysc�H0@H0@H0@�revsyscsyss�' � ����fckick+ �H0@timer@0ti,omap3430-timer��_�usbhstll@48062000 ti,usbhs-tll�H �N �usb_tll_hsusbhshost@48064000ti,usbhs-host�H@ �usb_host_hs+� ehci-phyohci@48064400ti,ohci-omap3�HD�L"ehci@48064800 ti,ehci-omap�HH�M:gpmc@6e000000ti,omap3430-gpmc�gpmc�n��"rxtx?K+ L\�0�nand@0,0ti,omap2-nand � �]l~sw��$�$���$�0 /H@HQ6`+x-loader@0 rX-Loader�bootloaders@80000rU-Boot�bootloaders_env@260000 rU-Boot Env�&kernel@280000rKernel�(@filesystem@680000 rFile System�h�usb_otg_hs@480ab000ti,omap3-musb�H ��\]hmcdma �usb_otg_hsx�� ��: �usb2-phy%�2dss@48050000 ti,omap3-dss�Hokay �dss_core���fck+�|default�dispc@48050400ti,omap3-dispc�H� �dss_dispc���fckencoder@4804fc00 ti,omap3-dsi�H�H�@H� �protophypll� disabled �dss_dsi1��� �fcksys_clk+encoder@48050800ti,omap3-rfbi�H disabled �dss_rfbi����fckickencoder@48050c00ti,omap3-venc�H  disabled �dss_venc���fckportendpoint���ssi-controller@48058000 ti,omap3-ssi�ssiokay�H�H��sysgdd�Ghgdd_mpu+� �t �ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-port�H�H��txrx�CDssi-port@4805b000ti,omap3-ssi-port�H�H��txrx�EFpinmux@480025d8 ti,omap3-padconfpinctrl-single�H%�$+ 5S�isp@480bc000 ti,omap3-isp�H ��H �|���l��ports+bandgap@48002524�H%$ti,omap34xx-bandgap�� target-module@480cb000ti,sysc-omap3430-srti,sysc�smartreflex_core�H �$�sysc���fck+ �H �smartreflex@0ti,omap3-smartreflex-core��target-module@480c9000ti,sysc-omap3430-srti,sysc�smartreflex_mpu_iva�H �$�sysc�� �fck+ �H �smartreflex@480c9000ti,omap3-smartreflex-mpu-iva��target-module@50000000ti,sysc-omap2ti,sysc�P�rev� ��fckick+ �P@opp-tableoperating-points-v2-ti-cpu��opp1-125000000�sY@ ����������opp2-250000000�沀 g8g8g8����%opp3-500000000��e O�O�O�����opp4-550000000� �U� txtxtx����opp5-600000000�#�F �p�p�p����opp6-720000000�*�T �p�p�p����1thermal-zonescpu_thermal<�R�`N m tripscpu_alert}8����passive� cpu_crit}_��� �criticalcooling-mapsmap0�  � ��������memory@80000000|memory��hsusb2_power_regregulator-fixed �hsusb2_vbus�2Z��2Z� ���p�hsusb2_phyusb-nop-xceiv ��*�soundti,omap-twl4030 �omap3beagle�regulator-mmc2-sdio-poweronregulator-fixed�regulator-mmc2-sdio-poweron�0��0� ��'��displaysamsung,lte430wq-f0cpanel-dpirlcd|default� � portendpoint��panel-timing,�T@���   * ' 3 @  J W d nbacklightgpio-backlight|default�   ~ compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskstatusdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0bci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyspi-cphati,dual-voltpbias-supplyvmmc-supplyvqmmc-supplycd-gpiosbus-widthnon-removablecap-power-off-card#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicegpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbspenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activedefault-on