� ��;i87�(}7�.STMicroelectronics STM32H743i-Discovery board!!st,stm32h743i-discost,stm32h743interrupt-controller@e000e100!arm,armv7m-nvic,AR�� Vtimer@e000e010!arm,armv7m-systickR��^okaye沀soc !simple-busu�timer@40000c00!st,stm32-timerR@ �2�_timer@40002400!st,stm32-lptimerR@$���mux ^disabledpwm!st,stm32-pwm-lp� ^disabledtrigger@0!st,stm32-lptimer-triggerR ^disabledcounter!st,stm32-lptimer-counter ^disabledspi@40003800!st,stm32h7-spiR@8�$���� ^disabledspi@40003c00!st,stm32h7-spiR@<�3���� ^disabledserial@40004400!st,stm32h7-uartR@D�&^okay����defaultserial@40004800!st,stm32h7-uartR@H�' ^disabled��serial@40004c00!st,stm32h7-uartR@L�4 ^disabled��i2c@40005400!st,stm32f7-i2cR@T� ���� ^disabledi2c@40005800!st,stm32f7-i2cR@X�!"���� ^disabledi2c@40005c00!st,stm32f7-i2cR@\�HI���� ^disableddac@40007400!st,stm32h7-dac-coreR@t�X�pclk ^disableddac@1 !st,stm32-dac�R ^disableddac@2 !st,stm32-dac�R ^disabledserial@40011000!st,stm32h7-uartR@�% ^disabled��spi@40013000!st,stm32h7-spiR@0�#���� ^disabledspi@40013400!st,stm32h7-spiR@4�T���� ^disabledspi@40015000!st,stm32h7-spiR@P�U���� ^disableddma-controller@40020000 !st,stm32-dmaR@ � /�A��� ^disabledVdma-controller@40020400 !st,stm32-dmaR@ �89:;<DEF�@��� ^disabledVdma-router@40020800!st,stm32h7-dmamuxR@@� ���Aadc@40022000!st,stm32h7-adc-coreR@ ��}�bus,A ^disabledVadc@0!st,stm32h7-adc�Ru� ^disabledadc@100!st,stm32h7-adc�Ru� ^disabledusb@40040000!st,stm32f7-hsotgR@�M�|�otg#2  D��@@@@  ^disabledusb@40080000!st,stm32f4x9-fsotgR@�e�{�otg ^disableddisplay-controller@50001000!st,stm32-ltdcRP�XY�c���lcd ^disableddma-controller@52000000!st,stm32h7-mdmaRR�z�9� � mmc@52007000!arm,pl18xarm,primecellS1�RRp�1jcmd_irq�x �apb_pclk��z��'�defaultopendrainsleep��� ���� ^okaymmc@48022400!arm,pl18xarm,primecellS1�RH$�|jcmd_irq�~ �apb_pclk�)z��' ^disabledinterrupt-controller@58000000!st,stm32h7-exti,ARX4� ()>LV syscon@58000400!st,stm32-syscfgsysconRXVspi@58001400!st,stm32h7-spiRX�V���� ^disabledi2c@58001c00!st,stm32f7-i2cRX�_`���� ^disabledtimer@58002400!st,stm32-lptimerRX$���mux ^disabledpwm!st,stm32-pwm-lp� ^disabledtrigger@1!st,stm32-lptimer-triggerR ^disabledcounter!st,stm32-lptimer-counter ^disabledtimer@58002800!st,stm32-lptimerRX(���mux ^disabledpwm!st,stm32-pwm-lp� ^disabledtrigger@2!st,stm32-lptimer-triggerR ^disabledtimer@58002c00!st,stm32-lptimerRX,���mux ^disabledpwm!st,stm32-pwm-lp� ^disabledtimer@58003000!st,stm32-lptimerRX0���mux ^disabledpwm!st,stm32-pwm-lp� ^disabledregulator@58003c00!st,stm32-vrefbufRX<�m��`&%� ^disabledrtc@58004000!st,stm32h7-rtcRX@�l  �pclkrtc_ck + u � B  ^disabledreset-clock-controller@58024400!st,stm32h743-rccst,stm32-rccRXDLY � B Vpower-config@58024800!st,stm32-power-configsysconRXHV adc@58026000!st,stm32h7-adc-coreRX`����bus,A ^disabledVadc@0!st,stm32h7-adc�Ru� ^disabledethernet@40028000 !st,stm32-dwmacsnps,dwmac-4.10aR@�� fstmmaceth�=jmacirq �stmmacethmac-clk-txmac-clk-rx�>=<pz ^disabled��default�rmii�mdio0!snps,dwmac-mdioethernet-phy@0RVpinctrl@58020000!st,stm32h743-pinctrl �X0u B�Vgpio@58020000��R�V�GPIOA,A��gpio@58020400��R�U�GPIOB,A��gpio@58020800��R�T�GPIOC,A�� gpio@58020c00��R �S�GPIOD,A��0gpio@58021000��R�R�GPIOE,A��@gpio@58021400��R�Q�GPIOF,A��Pgpio@58021800��R�P�GPIOG,A��`gpio@58021c00��R�O�GPIOH,A��pgpio@58022000��R �N�GPIOI,A���gpio@58022400��R$�M�GPIOJ,A���gpio@58022800��R(�L�GPIOK,A���i2c1-0pins��� rmii-0Vpins$�k m l $ %  !    sdmmc1-b4-0Vpins�( ) * + , 2  �sdmmc1-b4-od-0Vpins1�( ) * + ,  �pins2�2  ��sdmmc1-b4-sleep-0V pins�()*+,2sdmmc1-dir-0pins1 �& '  $pins2�$sdmmc1-dir-sleep-0pins�&'sdmmc2-b4-0pins�    6 7  �sdmmc2-b4-od-0pins1�    6  �pins2�7  ��sdmmc2-b4-sleep-0pins�67spi1-0pins1�� pins2�i�uart4-0pins1� � pins2�� �usart1-0pins1�� pins2��usart2-0Vpins1�5� pins2�6�usart3-0pins1�<� pins2�;�usbotg-hs-0pins0�t �          � clocksclk-hseL !fixed-clocke}x@V clk-lseL !fixed-clocke�Vi2s_ckinL !fixed-clockeVchosen1root=/dev/ram:serial0:115200n8memory@d0000000FmemoryR�aliasesR/soc/serial@40004400regulator-v3v3!regulator-fixedZv3v3�2Z�2Z�iV  #address-cells#size-cellsmodelcompatibleinterrupt-controller#interrupt-cellsregphandlestatusclock-frequencyinterrupt-parentrangesinterruptsclocksclock-names#pwm-cellsresetspinctrl-0pinctrl-names#io-channel-cells#dma-cellsst,mem2memdma-requestsdma-channelsdma-mastersg-rx-fifo-sizeg-np-tx-fifo-sizeg-tx-fifo-sizearm,primecell-periphidinterrupt-namescap-sd-highspeedcap-mmc-highspeedmax-frequencypinctrl-1pinctrl-2broken-cdst,neg-edgebus-widthvmmc-supplyregulator-min-microvoltregulator-max-microvoltassigned-clocksassigned-clock-parentsst,syscfg#clock-cells#reset-cellsreg-namesst,sysconsnps,pblphy-modephy-handlepins-are-numberedgpio-controller#gpio-cellsst,bank-namengpiosgpio-rangespinmuxbias-disabledrive-open-drainslew-ratedrive-push-pullbias-pull-upbootargsstdout-pathdevice_typeserial0regulator-nameregulator-always-on