� ��|�8pt( p<+motorola,droid-bionicti,omap4430ti,omap4 +7Motorola Droid Bionic XT875chosenB=/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0aliases?I/ocp/interconnect@48000000/segment@0/target-module@70000/i2c@0?N/ocp/interconnect@48000000/segment@0/target-module@72000/i2c@0?S/ocp/interconnect@48000000/segment@0/target-module@60000/i2c@0EX/ocp/interconnect@48000000/segment@200000/target-module@150000/i2c@0?]/ocp/interconnect@48000000/segment@0/target-module@9c000/mmc@0?b/ocp/interconnect@48000000/segment@0/target-module@b4000/mmc@0?g/ocp/interconnect@48000000/segment@0/target-module@ad000/mmc@0?l/ocp/interconnect@48000000/segment@0/target-module@d1000/mmc@0?q/ocp/interconnect@48000000/segment@0/target-module@d5000/mmc@0Bv/ocp/interconnect@48000000/segment@0/target-module@6a000/serial@0B~/ocp/interconnect@48000000/segment@0/target-module@6c000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@20000/serial@0B�/ocp/interconnect@48000000/segment@0/target-module@6e000/serial@0 �/ocp/dsp�/ocp/ipu@55020000G�/ocp/target-module@58000000/dss@0/target-module@4000/encoder@0/panel@0 �/connectorcpus+cpu@0arm,cortex-a9�cpu����cpu���(����� '�O� 5�a��O�� �cpu@1arm,cortex-a9�cpu��sram@40304000 mmio-sram�@0@��interrupt-controller@48241000arm,cortex-a9-gic 5�H$H$ cache-controller@48242000arm,pl310-cache�H$ FTlocal-timer@48240600arm,cortex-a9-twd-timer��H$  `  interrupt-controller@48281000ti,omap4-wugen-mpu 5�H( ocpsimple-pm-busk$� +yl3-noc@44000000ti,omap4-l3-noc�DD� E`  interconnect@4a300000ti,omap4-l4-wkupsimple-pm-busk  � �fck�J0J0J0 �aplaia0+$yJ0J1J2segment@0simple-pm-bus+�y`` ������@@PP����target-module@4000ti,sysc-omap2ti,sysc�@@ �revsysc� � 0�fck+ y@counter@0ti,omap-counter32k� target-module@6000ti,sysc-omap4ti,sysc�`�rev+ y` prm@0ti,omap4-prmsimple-bus�  ` + y clocks+sys_clkin_ck@110� ti,mux-clock �sys_clkin_ck� ��abe_dpll_bypass_clk_mux_ck@108� ti,mux-clock�abe_dpll_bypass_clk_mux_ck���9abe_dpll_refclk_mux_ck@10c� ti,mux-clock�abe_dpll_refclk_mux_ck�� 8dbgclk_mux_ck�fixed-factor-clock�dbgclk_mux_ck���l4_wkup_clk_mux_ck@108� ti,mux-clock�l4_wkup_clk_mux_ck��syc_clk_div_ck@100�ti,divider-clock�syc_clk_div_ck����usim_ck@1858�ti,divider-clock�usim_ck���X�usim_fclk@1858�ti,gate-clock �usim_fclk���Xtrace_clk_div_ck�ti,clkdm-gate-clock�trace_clk_div_ck �bandgap_fclk@1888�ti,gate-clock �bandgap_fclk����clockdomainsemu_sys_clkdmti,clockdomain�emu_sys_clkdm�l4_wkup_cm@1800 ti,omap4-cm �l4_wkup_cm�+ yclk@20 ti,clkctrl�l4_wkup_clkctrl� \� emu_sys_cm@1a00 ti,omap4-cm �emu_sys_cm�+ yclk@20 ti,clkctrl�emu_sys_clkctrl� �prm@300#ti,omap4-prm-instti,omap-prm-inst��prm@400#ti,omap4-prm-instti,omap-prm-inst�eprm@500#ti,omap4-prm-instti,omap-prm-inst��prm@600#ti,omap4-prm-instti,omap-prm-inst�prm@700#ti,omap4-prm-instti,omap-prm-inst�4prm@f00#ti,omap4-prm-instti,omap-prm-inst��prm@1000#ti,omap4-prm-instti,omap-prm-inst��prm@1100#ti,omap4-prm-instti,omap-prm-inst�@�prm@1200#ti,omap4-prm-instti,omap-prm-inst��prm@1300#ti,omap4-prm-instti,omap-prm-inst�prm@1400#ti,omap4-prm-instti,omap-prm-inst�prm@1600#ti,omap4-prm-instti,omap-prm-inst�prm@1700#ti,omap4-prm-instti,omap-prm-inst� prm@1900#ti,omap4-prm-instti,omap-prm-inst��prm@1b00#ti,omap4-prm-instti,omap-prm-inst�@target-module@a000ti,sysc-omap4ti,sysc���rev+ y�scrm@0ti,omap4-scrm� clocks+auxclk0_src_gate_ck@310� ti,composite-no-wait-gate-clock�auxclk0_src_gate_ck���auxclk0_src_mux_ck@310�ti,composite-mux-clock�auxclk0_src_mux_ck ���auxclk0_src_ck�ti,composite-clock�auxclk0_src_ck�auxclk0_ck@310�ti,divider-clock �auxclk0_ck����.auxclk1_src_gate_ck@314� ti,composite-no-wait-gate-clock�auxclk1_src_gate_ck���auxclk1_src_mux_ck@314�ti,composite-mux-clock�auxclk1_src_mux_ck ��� auxclk1_src_ck�ti,composite-clock�auxclk1_src_ck� !auxclk1_ck@314�ti,divider-clock �auxclk1_ck�!���/auxclk2_src_gate_ck@318� ti,composite-no-wait-gate-clock�auxclk2_src_gate_ck���"auxclk2_src_mux_ck@318�ti,composite-mux-clock�auxclk2_src_mux_ck ���#auxclk2_src_ck�ti,composite-clock�auxclk2_src_ck�"#$auxclk2_ck@318�ti,divider-clock �auxclk2_ck�$���0auxclk3_src_gate_ck@31c� ti,composite-no-wait-gate-clock�auxclk3_src_gate_ck���%auxclk3_src_mux_ck@31c�ti,composite-mux-clock�auxclk3_src_mux_ck ���&auxclk3_src_ck�ti,composite-clock�auxclk3_src_ck�%&'auxclk3_ck@31c�ti,divider-clock �auxclk3_ck�'���1auxclk4_src_gate_ck@320� ti,composite-no-wait-gate-clock�auxclk4_src_gate_ck��� (auxclk4_src_mux_ck@320�ti,composite-mux-clock�auxclk4_src_mux_ck ��� )auxclk4_src_ck�ti,composite-clock�auxclk4_src_ck�()*auxclk4_ck@320�ti,divider-clock �auxclk4_ck�*��� 2auxclk5_src_gate_ck@324� ti,composite-no-wait-gate-clock�auxclk5_src_gate_ck���$+auxclk5_src_mux_ck@324�ti,composite-mux-clock�auxclk5_src_mux_ck ���$,auxclk5_src_ck�ti,composite-clock�auxclk5_src_ck�+,-auxclk5_ck@324�ti,divider-clock �auxclk5_ck�-���$3auxclkreq0_ck@210� ti,mux-clock�auxclkreq0_ck�./0123��auxclkreq1_ck@214� ti,mux-clock�auxclkreq1_ck�./0123��auxclkreq2_ck@218� ti,mux-clock�auxclkreq2_ck�./0123��auxclkreq3_ck@21c� ti,mux-clock�auxclkreq3_ck�./0123��auxclkreq4_ck@220� ti,mux-clock�auxclkreq4_ck�./0123�� auxclkreq5_ck@224� ti,mux-clock�auxclkreq5_ck�./0123��$clockdomainstarget-module@c000ti,sysc-omap4ti,sysc��� �revsysc�+ y�scm@c000ti,omap4-scm-wkup��segment@10000simple-pm-bus+xy@@PP������������target-module@0ti,sysc-omap2ti,sysc��revsyscsyss)�6�   �fckdbclk+ ygpio@0ti,omap4-gpio� `CUe 5xtarget-module@4000ti,sysc-omap2ti,sysc�@@@�revsyscsyss)"�6 � �fck+ y@wdt@0ti,omap4-wdtti,omap3-wdt�� `Ptarget-module@8000ti,sysc-omap2-timerti,sysc�����revsyscsyss)' �6 � �fck+ y�q�timer@0ti,omap3430-timer��� �fcktimer_sys_ck `%� � �target-module@c000ti,sysc-omap2ti,sysc�����revsyscsyss)' �6 � X�fck+ y�keypad@0ti,omap4-keypad�� `x�mpu���srtarget-module@e000ti,sysc-omap4ti,sysc��� �revsysc�+ y�pinmux@40 ti,omap4-padconfpinctrl-single�@8+�5 #�pinmux_usb_gpio_mux_sel2_pins@ �segment@20000simple-pm-bus+�y``��  00@@PPpp����target-module@0ti,sysc Tdisabled+ ytarget-module@2000ti,sysc Tdisabled+ y target-module@4000ti,sysc Tdisabled+ y@target-module@6000ti,sysc Tdisabled+0y`p �0�interconnect@4a000000ti,omap4-l4-cfgsimple-pm-busk4 �5�fck�JJJ �aplaia0+TyJJJJ J (J(0J0segment@0simple-pm-bus+�y 00@@PP``pp����@  00�� ��``pp�� @@PPtarget-module@2000ti,sysc-omap4ti,sysc�   �revsysc�+ y scm@0ti,omap4-scm-coresimple-bus�+ yscm_conf@0syscon�+�control-phy@300ti,control-phy-usb2��powerhcontrol-phy@33cti,control-phy-otghs�<�otghs_controlgtarget-module@4000ti,sysc-omap4ti,sysc�@�rev+ y@cm1@0ti,omap4-cm1simple-bus� + y clocks+extalt_clkin_ck� fixed-clock�extalt_clkin_ck[�D�pad_clks_src_ck� fixed-clock�pad_clks_src_ck[�6pad_clks_ck@108�ti,gate-clock �pad_clks_ck�6��pad_slimbus_core_clks_ck� fixed-clock�pad_slimbus_core_clks_ck[�secure_32k_clk_src_ck� fixed-clock�secure_32k_clk_src_ck[�slimbus_src_clk� fixed-clock�slimbus_src_clk[�7slimbus_clk@108�ti,gate-clock �slimbus_clk�7� �sys_32k_ck� fixed-clock �sys_32k_ck[�virt_12000000_ck� fixed-clock�virt_12000000_ck[� virt_13000000_ck� fixed-clock�virt_13000000_ck[�]@ virt_16800000_ck� fixed-clock�virt_16800000_ck[Yvirt_19200000_ck� fixed-clock�virt_19200000_ck[$�virt_26000000_ck� fixed-clock�virt_26000000_ck[���virt_27000000_ck� fixed-clock�virt_27000000_ck[���virt_38400000_ck� fixed-clock�virt_38400000_ck[I�tie_low_clock_ck� fixed-clock�tie_low_clock_ck[utmi_phy_clkout_ck� fixed-clock�utmi_phy_clkout_ck[��xclk60mhsp1_ck� fixed-clock�xclk60mhsp1_ck[��`xclk60mhsp2_ck� fixed-clock�xclk60mhsp2_ck[��axclk60motg_ck� fixed-clock�xclk60motg_ck[��dpll_abe_ck@1e0�ti,omap4-dpll-m4xen-clock �dpll_abe_ck�89�����:dpll_abe_x2_ck@1f0�ti,omap4-dpll-x2-clock�dpll_abe_x2_ck�:��;dpll_abe_m2x2_ck@1f0�ti,divider-clock�dpll_abe_m2x2_ck�;�k���}<abe_24m_fclk�fixed-factor-clock �abe_24m_fclk�<��abe_clk@108�ti,divider-clock�abe_clk�<���dpll_abe_m3x2_ck@1f4�ti,divider-clock�dpll_abe_m3x2_ck�;�k���}=core_hsd_byp_clk_mux_ck@12c� ti,mux-clock�core_hsd_byp_clk_mux_ck�=��,>dpll_core_ck@120�ti,omap4-dpll-core-clock �dpll_core_ck�>� $,(?dpll_core_x2_ck�ti,omap4-dpll-x2-clock�dpll_core_x2_ck�?@dpll_core_m6x2_ck@140�ti,divider-clock�dpll_core_m6x2_ck�@�k�@�}dpll_core_m2_ck@130�ti,divider-clock�dpll_core_m2_ck�?�k�0�}Addrphy_ck�fixed-factor-clock �ddrphy_ck�A��dpll_core_m5x2_ck@13c�ti,divider-clock�dpll_core_m5x2_ck�@�k�<�}Bdiv_core_ck@100�ti,divider-clock �div_core_ck�B��Mdiv_iva_hs_clk@1dc�ti,divider-clock�div_iva_hs_clk�B����Fdiv_mpu_hs_clk@19c�ti,divider-clock�div_mpu_hs_clk�B����Ldpll_core_m4x2_ck@138�ti,divider-clock�dpll_core_m4x2_ck�@�k�8�}Cdll_clk_div_ck�fixed-factor-clock�dll_clk_div_ck�C��dpll_abe_m2_ck@1f0�ti,divider-clock�dpll_abe_m2_ck�:����Pdpll_core_m3x2_gate_ck@134� ti,composite-no-wait-gate-clock�dpll_core_m3x2_gate_ck�@��4Ddpll_core_m3x2_div_ck@134�ti,composite-divider-clock�dpll_core_m3x2_div_ck�@��4�Edpll_core_m3x2_ck�ti,composite-clock�dpll_core_m3x2_ck�DEdpll_core_m7x2_ck@144�ti,divider-clock�dpll_core_m7x2_ck�@�k�D�}iva_hsd_byp_clk_mux_ck@1ac� ti,mux-clock�iva_hsd_byp_clk_mux_ck�F���Gdpll_iva_ck@1a0�ti,omap4-dpll-clock �dpll_iva_ck�G������H�7��Hdpll_iva_x2_ck�ti,omap4-dpll-x2-clock�dpll_iva_x2_ck�HIdpll_iva_m4x2_ck@1b8�ti,divider-clock�dpll_iva_m4x2_ck�I�k���}�J��~Jdpll_iva_m5x2_ck@1bc�ti,divider-clock�dpll_iva_m5x2_ck�I�k���}�K��] Kdpll_mpu_ck@160�ti,omap4-dpll-clock �dpll_mpu_ck�L�`dlhdpll_mpu_m2_ck@170�ti,divider-clock�dpll_mpu_m2_ck��k�p�}per_hs_clk_div_ck�fixed-factor-clock�per_hs_clk_div_ck�=��Qusb_hs_clk_div_ck�fixed-factor-clock�usb_hs_clk_div_ck�=��Wl3_div_ck@100�ti,divider-clock �l3_div_ck�M���Nl4_div_ck@100�ti,divider-clock �l4_div_ck�N���lp_clk_div_ck�fixed-factor-clock�lp_clk_div_ck�<��mpu_periphclk�fixed-factor-clock�mpu_periphclk���ocp_abe_iclk@528�ti,divider-clock �ocp_abe_iclk �O��(�per_abe_24m_fclk�fixed-factor-clock�per_abe_24m_fclk�P��dummy_ck� fixed-clock �dummy_ck[clockdomainsmpuss_cm@300 ti,omap4-cm �mpuss_cm�+ yclk@20 ti,clkctrl�mpuss_clkctrl� ��tesla_cm@400 ti,omap4-cm �tesla_cm�+ yclk@20 ti,clkctrl�tesla_clkctrl� �dabe_cm@500 ti,omap4-cm�abe_cm�+ yclk@20 ti,clkctrl �abe_clkctrl� l�Otarget-module@8000ti,sysc-omap4ti,sysc���rev+ y� cm2@0ti,omap4-cm2simple-bus� + y clocks+per_hsd_byp_clk_mux_ck@14c� ti,mux-clock�per_hsd_byp_clk_mux_ck�Q��LRdpll_per_ck@140�ti,omap4-dpll-clock �dpll_per_ck�R�@DLHSdpll_per_m2_ck@150�ti,divider-clock�dpll_per_m2_ck�S��P�[dpll_per_x2_ck@150�ti,omap4-dpll-x2-clock�dpll_per_x2_ck�S�PTdpll_per_m2x2_ck@150�ti,divider-clock�dpll_per_m2x2_ck�T�k�P�}Zdpll_per_m3x2_gate_ck@154� ti,composite-no-wait-gate-clock�dpll_per_m3x2_gate_ck�T��TUdpll_per_m3x2_div_ck@154�ti,composite-divider-clock�dpll_per_m3x2_div_ck�T��T�Vdpll_per_m3x2_ck�ti,composite-clock�dpll_per_m3x2_ck�UVdpll_per_m4x2_ck@158�ti,divider-clock�dpll_per_m4x2_ck�T�k�X�}dpll_per_m5x2_ck@15c�ti,divider-clock�dpll_per_m5x2_ck�T�k�\�}dpll_per_m6x2_ck@160�ti,divider-clock�dpll_per_m6x2_ck�T�k�`�}Ydpll_per_m7x2_ck@164�ti,divider-clock�dpll_per_m7x2_ck�T�k�d�}�dpll_usb_ck@180�ti,omap4-dpll-j-type-clock �dpll_usb_ck�W�����Xdpll_usb_clkdcoldo_ck@1b4�ti,fixed-factor-clock�dpll_usb_clkdcoldo_ck�X�k���}dpll_usb_m2_ck@190�ti,divider-clock�dpll_usb_m2_ck�X�k���}\ducati_clk_mux_ck@100� ti,mux-clock�ducati_clk_mux_ck�MY�func_12m_fclk�fixed-factor-clock�func_12m_fclk�Z��func_24m_clk�fixed-factor-clock �func_24m_clk�[��func_24mc_fclk�fixed-factor-clock�func_24mc_fclk�Z��func_48m_fclk@108�ti,divider-clock�func_48m_fclk�Z��func_48mc_fclk�fixed-factor-clock�func_48mc_fclk�Z��func_64m_fclk@108�ti,divider-clock�func_64m_fclk���func_96m_fclk@108�ti,divider-clock�func_96m_fclk�Z��init_60m_fclk@104�ti,divider-clock�init_60m_fclk�\��_per_abe_nc_fclk@108�ti,divider-clock�per_abe_nc_fclk�P��usb_phy_cm_clk32k@640�ti,gate-clock�usb_phy_cm_clk32k���@iclockdomainsl3_init_clkdmti,clockdomain�l3_init_clkdm�Xl4_ao_cm@600 ti,omap4-cm �l4_ao_cm�+ yclk@20 ti,clkctrl�l4_ao_clkctrl� �kl3_1_cm@700 ti,omap4-cm�l3_1_cm�+ yclk@20 ti,clkctrl �l3_1_clkctrl� �l3_2_cm@800 ti,omap4-cm�l3_2_cm�+ yclk@20 ti,clkctrl �l3_2_clkctrl� �ducati_cm@900 ti,omap4-cm �ducati_cm� + y clk@20 ti,clkctrl�ducati_clkctrl� ��l3_dma_cm@a00 ti,omap4-cm �l3_dma_cm� + y clk@20 ti,clkctrl�l3_dma_clkctrl� �]l3_emif_cm@b00 ti,omap4-cm �l3_emif_cm� + y clk@20 ti,clkctrl�l3_emif_clkctrl� ��d2d_cm@c00 ti,omap4-cm�d2d_cm� + y clk@20 ti,clkctrl �d2d_clkctrl� �jl4_cfg_cm@d00 ti,omap4-cm �l4_cfg_cm� + y clk@20 ti,clkctrl�l4_cfg_clkctrl� �5l3_instr_cm@e00 ti,omap4-cm �l3_instr_cm�+ yclk@20 ti,clkctrl�l3_instr_clkctrl� $� ivahd_cm@f00 ti,omap4-cm �ivahd_cm�+ yclk@20 ti,clkctrl�ivahd_clkctrl� ��iss_cm@1000 ti,omap4-cm�iss_cm�+ yclk@20 ti,clkctrl �iss_clkctrl� �ml3_dss_cm@1100 ti,omap4-cm �l3_dss_cm�+ yclk@20 ti,clkctrl�l3_dss_clkctrl� ��l3_gfx_cm@1200 ti,omap4-cm �l3_gfx_cm�+ yclk@20 ti,clkctrl�l3_gfx_clkctrl� ��l3_init_cm@1300 ti,omap4-cm �l3_init_cm�+ yclk@20 ti,clkctrl�l3_init_clkctrl� ��^clock@1400 ti,omap4-cm �l4_per_cm�+ yclock@20 ti,clkctrl�l4_per_clkctrl� D�nclock@1a0 ti,clkctrl�l4_secure_clkctrl��<�vtarget-module@56000ti,sysc-omap2ti,sysc�``,`(�revsyscsyss)# � �6 �]�fck+ y`dma-controller@0ti,omap4430-sdmati,omap-sdma�0`  �� wtarget-module@58000ti,sysc-omap2ti,sysc�����revsyscsyss)#��6 �^�fck+ y�Phsi@0 ti,omap4-hsi�@P�sysgdd �^�hsi_fck `G gdd_mpu+ y@hsi-port@2000ti,omap4-hsi-port� (�txrx `Chsi-port@3000ti,omap4-hsi-port�08�txrx `Dtarget-module@5e000ti,sysc Tdisabled+ y� target-module@62000ti,sysc-omap2ti,sysc�   �revsyscsyss) � �^H�fck+ y usbhstll@0 ti,usbhs-tll� `Ntarget-module@64000ti,sysc-omap4ti,sysc�@@@�revsyscsyss)�� �^8�fck+ y@usbhshost@0ti,usbhs-host�+ y �_`a3�refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2ohci-phy-4pin-dpdm (ehci-tllohci@800ti,ohci-omap3� `L3KbPusbehci@c00 ti,ehci-omap�  `MKctarget-module@66000ti,sysc-omap2ti,sysc�```�revsyscsyss) � �d�fckkeZearstctrl+ y`mmu@0ti,omap4-iommu� `m�segment@80000simple-pm-bus+y� �� �� �� �� �� �@@PP``pp` `p p� �� �� �� �� �� �� �� �target-module@29000ti,sysc Tdisabled+ y�target-module@2b000ti,sysc-omap2ti,sysc�����revsyscsyss) ��6 �^@�fck+ y�usb_otg_hs@0ti,omap4-musb��`\] mcdmazfKf Pusb2-phy��� �g�#��target-module@2d000ti,sysc-omap2ti,sysc�����revsyscsyss) �6 �^��fck+ y�ocp2scp@0ti,omap-ocp2scp�+ yusb2phy@80 ti,omap-usb2��X�h�i�wkupclk�ftarget-module@36000ti,sysc-omap2ti,sysc�```�revsyscsyss)�6 �j�fck+ y`target-module@4d000ti,sysc-omap2ti,sysc�����revsyscsyss)�6 �j�fck+ y�target-module@59000ti,sysc-omap4-srti,sysc��8�sysc)� �k�fck+ y�smartreflex@0ti,omap4-smartreflex-mpu�� `target-module@5b000ti,sysc-omap4-srti,sysc��8�sysc)� �k�fck+ y�smartreflex@0ti,omap4-smartreflex-iva�� `ftarget-module@5d000ti,sysc-omap4-srti,sysc��8�sysc)� �k�fck+ y�smartreflex@0ti,omap4-smartreflex-core�� `target-module@60000ti,sysc Tdisabled+ ytarget-module@74000ti,sysc-omap4ti,sysc�@@ �revsysc) � �5�fck+ y@mailbox@0ti,omap4-mailbox� `����mbox-ipu � �mbox-dsp � �target-module@76000ti,sysc-omap2ti,sysc�```�revsyscsyss) �6 �5�fck+ y`spinlock@0ti,omap4-hwspinlock�segment@100000simple-pm-bus+`y  00��������target-module@0ti,sysc-omap4ti,sysc� �revsysc�+ ypinmux@40 ti,omap4-padconfpinctrl-single�@�+�5 #�opinmux_hdmi_hpd_pins@X�pinmux_hdq_pins@��pinmux_dss_hdmi_pins@Z\^�pinmux_mmc3_pins8@N�������pinmux_poweroff_pins@4�pinmux_tmp105_irq@Nspinmux_usb_gpio_mux_sel1_pins@Hpinmux_touchscreen_pins@@`tpinmux_als_proximity_pins@Lupinmux_usb_mdm6600_pinsX@�<2>:8TV�pinmux_usb_ulpi_pinsp@VXrtvxz|~������pinmux_usb_utmi_pinsp@VXrtvxz|~������pinmux_uart1_pins @���ppinmux_uart3_pinsp@VXrtvxz|~������pinmux_uart4_pins @��qpinmux_mcbsp2_pins @�����pinmux_mcbsp3_pins @�����pinmux_vibrator_direction_pin@��pinmux_vibrator_enable_pin@��omap4_padconf_global@5a0sysconsimple-bus��p+ y�plpbias_regulator@60ti,pbias-omap4ti,pbias-omap�`lpbias_mmc_omap4%pbias_mmc_omap44w@L-���target-module@2000ti,sysc Tdisabled+ y target-module@8000ti,sysc Tdisabled+ y�target-module@a000ti,sysc-omap4ti,sysc��� �revsysc) � �d �m�fck+ y�segment@180000simple-pm-bus+segment@200000simple-pm-bus+hy�!��!�� �� �@ @P P` `p p ! 0!0� �� �!!`!`p!p@!@P!P�!��!�""`"`p"p�"��"��"��"��!��!�target-module@4000ti,sysc Tdisabled+ y@target-module@6000ti,sysc Tdisabled+ y`target-module@a000ti,sysc Tdisabled+ y�target-module@c000ti,sysc Tdisabled+ y�target-module@10000ti,sysc Tdisabled+ ytarget-module@12000ti,sysc Tdisabled+ y target-module@14000ti,sysc Tdisabled+ y@target-module@16000ti,sysc Tdisabled+ y`target-module@18000ti,sysc Tdisabled+ y�target-module@1c000ti,sysc Tdisabled+ y�target-module@1e000ti,sysc Tdisabled+ y�target-module@20000ti,sysc Tdisabled+ ytarget-module@26000ti,sysc Tdisabled+ y`target-module@28000ti,sysc Tdisabled+ y�target-module@2a000ti,sysc Tdisabled+ y�segment@280000simple-pm-bus+segment@300000simple-pm-bus+�y042@@2@ `2`p2p�2��2�3�2� �2�@target-module@0ti,sysc Tdisabled+xy@@@ ``pp������ ��@interconnect@48000000ti,omap4-l4-persimple-pm-busk �n��fck0�HHHHHH�aplaia0ia1ia2ia3+yH H segment@0simple-pm-bus+�y  00@@PP``pp����PP``pp��������������������������  00 ` ` p p``pp����``pp����    � � � � � � � � � � � � � � � �  @ @ ` ` � �@ � � � � � �  0 0 @ @ P P � � � � � � � �    P P ` `  0 0 P Ptarget-module@20000ti,sysc-omap2ti,sysc�PTX�revsyscsyss)�6 �n0�fck+ yserial@0ti,omap4-uart� `J[�luJo|target-module@32000ti,sysc-omap2-timerti,sysc�   �revsyscsyss)' �6 �n�fck+ y timer@0ti,omap3430-timer���n�fcktimer_sys_ck `&target-module@34000ti,sysc-omap4-timerti,sysc�@@ �revsysc)� �n �fck+ y@timer@0ti,omap4430-timer���n �fcktimer_sys_ck `'target-module@36000ti,sysc-omap4-timerti,sysc�`` �revsysc)� �n(�fck+ y`timer@0ti,omap4430-timer���n(�fcktimer_sys_ck `(target-module@3e000ti,sysc-omap4-timerti,sysc��� �revsysc)� �n0�fck+ y�timer@0ti,omap4430-timer���n0�fcktimer_sys_ck `-� �n0��target-module@40000ti,sysc Tdisabled+ ytarget-module@55000ti,sysc-omap2ti,sysc�PPQ�revsyscsyss)�6�n@n@ �fckdbclk+ yPgpio@0ti,omap4-gpio� `Ue 5�target-module@57000ti,sysc-omap2ti,sysc�ppq�revsyscsyss)�6�nHnH �fckdbclk+ ypgpio@0ti,omap4-gpio� `Ue 5|target-module@59000ti,sysc-omap2ti,sysc�����revsyscsyss)�6�nPnP �fckdbclk+ y�gpio@0ti,omap4-gpio� ` Ue 5�target-module@5b000ti,sysc-omap2ti,sysc�����revsyscsyss)�6�nXnX �fckdbclk+ y�gpio@0ti,omap4-gpio� `!Ue 5�target-module@5d000ti,sysc-omap2ti,sysc�����revsyscsyss)�6�n`n` �fckdbclk+ y�gpio@0ti,omap4-gpio� `"Ue 5rtarget-module@60000ti,sysc-omap2ti,sysc���revsyscsyss)�6 �n��fck+ yi2c@0 ti,omap4-i2c� `=+target-module@6a000ti,sysc-omap2ti,sysc��P�T�X�revsyscsyss)�6 �n �fck+ y�serial@0ti,omap4-uart� `H[�l�default�puHo���target-module@6c000ti,sysc-omap2ti,sysc��P�T�X�revsyscsyss)�6 �n(�fck+ y�serial@0ti,omap4-uart� `I[�ltarget-module@6e000ti,sysc-omap2ti,sysc��P�T�X�revsyscsyss)�6 �n8�fck+ y�serial@0ti,omap4-uart� `F[�l�default�qbluetooth ti,wl1285-st �r�8@target-module@70000ti,sysc-omap2ti,sysc���revsyscsyss)�6 �n��fck+ yi2c@0 ti,omap4-i2c� `8+tmp105@48 ti,tmp105�H�s�defaulturoN  irqwakeup�led-controller@38 ti,lm3532+�8 �r �� led@0�  !:backlight�target-module@72000ti,sysc-omap2ti,sysc�   ��revsyscsyss)�6 �n��fck+ y i2c@0 ti,omap4-i2c� `9+touchscreen@4aatmel,maxtouch�J�default�t 'r uro`  irqwakeup�isl29030@44isil,isl29030�D�default�u r`target-module@76000ti,sysc-omap4ti,sysc�`` �revsysc)� �n�fck+ y`target-module@78000ti,sysc-omap2ti,sysc�����revsyscsyss) �6 �n8�fck+ y�elm@0ti,am3352-elm�  ` Tdisabledtarget-module@86000ti,sysc-omap2-timerti,sysc�```�revsyscsyss)' �6 �n�fck+ y`timer@0ti,omap3430-timer���n�fcktimer_sys_ck `.�target-module@88000ti,sysc-omap4-timerti,sysc��� �revsysc)� �n�fck+ y�timer@0ti,omap4430-timer���n�fcktimer_sys_ck `/�target-module@90000ti,sysc-omap2ti,sysc� � � �revsysc)� �v �fck+ y  Tdisabledrng@0 ti,omap4-rng�  `4target-module@96000ti,sysc-omap2ti,sysc� `��sysc) � �n��fck+ y `mcbsp@0ti,omap4-mcbsp���mpu ` common3�Bww Gtxrx Tdisabledtarget-module@98000ti,sysc-omap4ti,sysc� � � �revsysc)� �n��fck+ y �spi@0ti,omap4-mcspi� `A+Q@Bw#w$w%w&w'w(w)w* Gtx0rx0tx1rx1tx2rx2tx3rx3pmic@0motorola,cpcapst,6556002� x` 5+_�|q}�yadcmotorola,mapphone-cpcap-adc uy adcdone�zbatterymotorola,cpcap-batteryHuyyyyy6y9+ eollowbphlowbplchrgcurr1battdetbcccal �zzzz �battdetbbattpchg_isensebatti�{charger motorola,mapphone-cpcap-chargerluy y yyyyyyy6T chrg_detrvrs_chrgchrg_se1bse0connrvrs_modechrgcurr2chrgcurr1vbusvldbattdetb�||(�zzzzz%�battdetbbattpvbuschg_isensebatti{regulator"motorola,mapphone-cpcap-regulatorregulatorsSW54M�LM���P��VCAM4,@ L,@ ��VCSI4w@Lw@���VDAC4w@Lw@���VDIG4�8L�8��VFUSE4�`L0���VHVIO4*W�L*W����VSDIO4,@ L,@ ���VPLL4O�Lw@�dVRF14*W�L*W���VRF24*W�L*W���VRFREF4&%�L*W��dVWLAN14w@L����VWLAN24-��L-�����VSIM4w@L,@ ��VSIMCARD4w@L,@ ��VVIB4� L-����VUSB42Z�L2Z����VAUDIO4*W�L*W���audio-codec1port@0endpointB}�port@1endpointB~�rtcmotorola,cpcap-rtc y`'buttonmotorola,cpcap-pwrbutton`phy motorola,mapphone-cpcap-usb-phy��R�\�f��defaultulpiutmiuart�luyyyyyyyy1y0= id_groundid_floatse0connvbusvldsessvldsessendse1dmdp��x�zz�vbusidp�led-redmotorola,cpcap-led-red|�!status-led:redled-greenmotorola,cpcap-led-green|�!status-led:greenled-bluemotorola,cpcap-led-blue|�!status-led:blueled-adlmotorola,cpcap-led-adl|�!button-backlightled-cpmotorola,cpcap-led-cp|�!shift-key-lighttarget-module@9a000ti,sysc-omap4ti,sysc� � � �revsysc)� �n��fck+ y �spi@0ti,omap4-mcspi� `B+Q Bw+w,w-w.Gtx0rx0tx1rx1target-module@9c000ti,sysc-omap4ti,sysc� � � �revsysc)�� �^�fck+ y �mmc@0ti,omap4-hsmmc� `S��Bw=w>Gtxrx����� �rtarget-module@9e000ti,sysc Tdisabled+ y �target-module@a2000ti,sysc Tdisabled+ y target-module@a4000ti,sysc Tdisabled+y @ Ptarget-module@a5000ti,sysc-omap2ti,sysc� P0 P4 P8�revsyscsyss)�6 �v�fck+ y Pdes@0 ti,omap4-des�� `RBwuwtGtxrxtarget-module@a8000ti,sysc Tdisabled+ y �@target-module@ad000ti,sysc-omap4ti,sysc� � � �revsysc)�� �n�fck+ y �mmc@0ti,omap4-hsmmc� `^�BwMwNGtxrx�default����u^o�  irqwakeup����+wlcore@2 ti,wl1285�u�oN  irqwakeup���"���target-module@b0000ti,sysc Tdisabled+ y target-module@b2000ti,sysc-omap2ti,sysc�   �revsyscsyss)6q �nh�fck+ y 1w@0 ti,omap3-1w� `:���default71wtarget-module@b4000ti,sysc-omap4ti,sysc� @ @ �revsysc)�� �^�fck+ y @mmc@0ti,omap4-hsmmc� `V�Bw/w0Gtxrx���?target-module@b8000ti,sysc-omap4ti,sysc� � � �revsysc)� �n��fck+ y �spi@0ti,omap4-mcspi� `[+QBwwGtx0rx0target-module@ba000ti,sysc-omap4ti,sysc� � � �revsysc)� �n��fck+ y �spi@0ti,omap4-mcspi� `0+QBwFwGGtx0rx0target-module@d1000ti,sysc-omap4ti,sysc�   �revsysc)�� �n�fck+ y mmc@0ti,omap4-hsmmc� ``�Bw9w:Gtxrxtarget-module@d5000ti,sysc-omap4ti,sysc� P P �revsysc)�� �n@�fck+ y Pmmc@0ti,omap4-hsmmc� `;�Bw;w<Gtxrxsegment@200000simple-pm-bus+y55target-module@150000ti,sysc-omap2ti,sysc���revsyscsyss)�6 �n��fck+ yi2c@0 ti,omap4-i2c� `>+magnetometer@casahi-kasei,ak8975� |� r`P-10001000-1accelerometer@f kionix,kxtf9�|� �`P0-10100001target-module@48210000ti,sysc-omap4-simpleti,sysck� ���fck+ yH!mpu ti,omap4-mpu`�interconnect@40100000ti,omap4-l4-abesimple-pm-bus�@@�laapk�+y@IIsegment@0simple-pm-bus+0y  00@@PP``pp������������  00����������������      IIIII I I0I0I@I@IPIPI`I`IpIpI�I�I�I�I�I�I�I�I�I�I�I�IIIII I I0I0I�I�I�I�I�I�I�I�I�I�I�I�I�I�I�I�IIIII I I I I I I I III I target-module@22000ti,sysc-omap2ti,sysc� ��sysc) � �O(�fck+y I I mcbsp@0ti,omap4-mcbsp��I ��mpudma ` common3�Bw!w"Gtxrx Tdisabledtarget-module@24000ti,sysc-omap2ti,sysc�@��sysc) � �O0�fck+y@I@I@mcbsp@0ti,omap4-mcbsp��I@��mpudma ` common3�BwwGtxrxTokay1�default��port�endpointei2sB�p�}�}target-module@26000ti,sysc-omap2ti,sysc�`��sysc) � �O8�fck+y`I`I`mcbsp@0ti,omap4-mcbsp��I`��mpudma ` common3�BwwGtxrxTokay1�default��port�endpointedsp_ap�}�B�~target-module@28000ti,sysc-mcaspti,sysc��� �revsysc � �O �fck+0y�I�I� �I�I�mcasp@0ti,omap4-mcasp-audio� I��mpudat `m txBwGtx �O �fck�� Tdisabledtarget-module@2e000ti,sysc-omap4ti,sysc��� �revsysc)� �O�fck+y�I�I�dmic@0ti,omap4-dmic�I��mpudma `rBwCGup_link Tdisabledtarget-module@30000ti,sysc-omap2ti,sysc��revsyscsyss)"�6 �Oh�fck+yIIwdt@0ti,omap4-wdtti,omap3-wdt�� `Ptarget-module@32000ti,sysc-omap4ti,sysc�   �revsysc)� �O�fck+y I I  Tdisabledmcpdm@0ti,omap4-mcpdm�I �mpudma `pBwAwBGup_linkdn_linktarget-module@38000ti,sysc-omap4-timerti,sysc��� �revsysc)� �OH�fck+y�I�I�timer@0ti,omap4430-timer��I���OH��fcktimer_sys_ck `)�target-module@3a000ti,sysc-omap4-timerti,sysc��� �revsysc)� �OP�fck+y�I�I�timer@0ti,omap4430-timer��I���OP��fcktimer_sys_ck `*�target-module@3c000ti,sysc-omap4-timerti,sysc��� �revsysc)� �OX�fck+y�I�I�timer@0ti,omap4430-timer��I���OX��fcktimer_sys_ck `+�target-module@3e000ti,sysc-omap4-timerti,sysc��� �revsysc)� �O`�fck+y�I�I�timer@0ti,omap4430-timer��I���O`��fcktimer_sys_ck `,�� �O`��target-module@80000ti,sysc Tdisabled+yIItarget-module@a0000ti,sysc Tdisabled+y I I target-module@c0000ti,sysc Tdisabled+y I I target-module@f1000ti,sysc-omap4ti,sysc� �revsysc� � �O�fck+yIItarget-module@50000000ti,sysc-omap2ti,sysc�PPP�revsyscsyss �6� ��fck+yPP@gpmc@50000000ti,omap4430-gpmc�P+ `BwGrxtx���N�fck 5Uetarget-module@52000000ti,sysc-omap4ti,sysc�RR �revsysc)��dk� �m�fck+ yRtarget-module@54000000ti,sysc-omap4-simpleti,sysck� ��fck+ yTpmuarm,cortex-a9-pmutarget-module@55082000ti,sysc-omap2ti,sysc�U U U �revsyscsyss �) ���fckZ4arstctrl yU +mmu@0ti,omap4-iommu� `dm��target-module@4012c000ti,sysc-omap4ti,sysc�@�@� �revsysc)� �O@�fck+y@�I�I�target-module@4e000000ti,sysc-omap2ti,sysc�NN �revsysc � yN+dmm@0 ti,omap4-dmm� `qtarget-module@4c000000ti,sysc-omap4-simpleti,sysc�L�rev ���fck�+ yLemif@0 ti,emif-4d� `n��  )target-module@4d000000ti,sysc-omap4-simpleti,sysc�M�rev ���fck�+ yMemif@0 ti,emif-4d� `o��  )dsp ti,omap4-dsp <� G�Ze �d Nomap4-dsp-fw.xe64T \�� Tdisabledipu@55020000 ti,omap4-ipu�U�l2ram G�Z44 �� Nomap4-ipu-fw.xem3 \�� Tdisabledtarget-module@4b501000ti,sysc-omap2ti,sysc�KP�KP�KP��revsyscsyss)�6 �v�fck+ yKPaes@0 ti,omap4-aes�� `UBwownGtxrxtarget-module@4b701000ti,sysc-omap2ti,sysc�Kp�Kp�Kp��revsyscsyss)�6 �v�fck+ yKpaes@0 ti,omap4-aes�� `@BwrwqGtxrxtarget-module@4b100000ti,sysc-omap3-shamti,sysc�KKK�revsyscsyss) �6 �v(�fck+ yKsham@0ti,omap4-sham� `3BwwGrxregulator-abb-mpu ti,abb-v2%abb_mpu+ c�� |2 �Tokay�J0{�J0`�base-addressint-addressx ���O���1�regulator-abb-iva ti,abb-v2%abb_iva+ c�� |2 � Tdisabled�J0{�J0`�base-addressint-addresstarget-module@56000000ti,sysc-omap4ti,sysc�V�V� �revsysc��k� ���fck+ yV����O���target-module@58000000ti,sysc-omap2ti,sysc�XX �revsyss6k�0��� � � �fckhdmi_clksys_clktv_clk+ yXdss@0 ti,omap4-dss��Tokay ���fck+ ytarget-module@1000ti,sysc-omap2ti,sysc��revsyscsyss � �)6���  �fcksys_clk+ ydispc@0ti,omap4-dispc� ` ���fcktarget-module@2000ti,sysc-omap2ti,sysc�   �revsyscsyss �)6���  �fcksys_clk+ y encoder@0� Tdisabled��N�fckicktarget-module@3000ti,sysc-omap2ti,sysc�0�rev �� �sys_clk+ y0encoder@0ti,omap4-venc� Tdisabled �� �fcktarget-module@4000ti,sysc-omap2ti,sysc�@@@�revsyscsyss �)6+ y@encoder@0 ti,omap4-dsi�@ �protophypll `5Tokay���  �fcksys_clk+|�portendpointB� ��panel@0#motorola,droid4-panelpanel-dsi-cm�!lcd0 �� '� �� �2 �Y �Zpanel-timing[ � � �   �  - 7 D Q [portendpointB��target-module@5000ti,sysc-omap2ti,sysc�PPP�revsyscsyss �)6+ yPencoder@0 ti,omap4-dsi�@ �protophypll `T Tdisabled���  �fcksys_clk+target-module@6000ti,sysc-omap4ti,sysc�`` �revsysc�)�� � �fckdss_clk+ y` encoder@0ti,omap4-hdmi ��wppllphycore `eTokay�� �  �fcksys_clkBwL Gaudio_tx���default k�portendpointB� ��target-module@5a000000ti,sysc-omap4ti,sysc�Z�Z� �revsysc � �k�Z�arstctrl ���fck+yZZ[[iva ti,ivahdbandgap@4a002260�J"`J#,ti,omap4430-bandgap �| w�thermal-zonescpu_thermal �� �' �� �N tripscpu_alert �8� ���passive�cpu_crit ��H �� �criticalcooling-mapsmap0 �� ����������memory�memoryӀ?�gpio-poweroffgpio-poweroff���default ��connectorhdmi-connector���default!hdmi�d ��portendpointB��regulator-hdmiregulator-fixed%hdmi4LK@LLK@ � usb-phy@1motorola,mapphone-mdm6600���default �| � '� '��$ ;���$ N����busb-phy@2usb-nop-xceiv�cregulator-lcdregulator-fixed%lcd4M�LM� �  d��regulator-wl12xxregulator-fixed%vwl12714-PL-P | op �soundcardaudio-graph-card!Mapphone AudioV �SpeakerEarpieceSpeakerLoudspeakerHeadphoneHeadphone JackMicrophoneInternal MicU �EarpieceEPLoudspeakerSPKRHeadphone JackHSLHeadphone JackHSRMICRInternal Mic ���dmtimer-pwm-8�default��ti,omap-dmtimer-pwm � �� ��dmtimer-pwm-9�default��ti,omap-dmtimer-pwm � �� ��vibrator pwm-vibrator ��������� �enabledirection ����backlightled-backlight �� �?_���� �� compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2i2c3mmc0mmc1mmc2mmc3mmc4serial0serial1serial2serial3rproc0rproc1display0display1device_typenext-level-cacheregclocksclock-namesclock-latencyoperating-points#cooling-cellsphandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptspower-domainsrangesreg-namesti,sysc-sidle#clock-cellsclock-output-namesti,index-starts-at-oneti,bit-shiftclock-multclock-divti,max-divti,dividers#power-domain-cells#reset-cellsti,sysc-maskti,syss-maskti,gpio-always-ongpio-controller#gpio-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentskeypad,num-rowskeypad,num-columnslinux,keymap#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsstatusclock-frequencyti,autoidle-shiftti,invert-autoidle-bitti,index-power-of-twoassigned-clock-ratesti,clock-divti,clock-multti,sysc-midle#dma-cellsdma-channelsdma-requestsinterrupt-namesport1-modeport2-moderemote-wakeup-connectedphysphy-namesresetsreset-names#iommu-cellsusb-phymultipointnum-epsram-bitsctrl-moduleinterface-typepower#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rx#hwlock-cellssysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,sysc-delay-usinterrupts-extendedti,timer-pwmpinctrl-namespinctrl-0uart-has-rtsctscurrent-speedenable-gpiosmax-speedwakeup-sourceramp-up-usramp-down-usled-sourcesti,led-modelabelreset-gpiosti,buffer-sizedmasdma-namesti,spi-num-csspi-max-frequencyspi-cs-highspi-cpolspi-cpha#io-channel-cellsio-channelsio-channel-namespower-suppliesmode-gpiosregulator-enable-ramp-delayregulator-boot-onregulator-always-onregulator-initial-mode#sound-dai-cellsremote-endpointpinctrl-1pinctrl-2pinctrl-3vusb-supplyvdd-supplyti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthcd-gpiosnon-removablecap-power-off-cardkeep-power-in-suspendref-clock-frequencytcxo-clock-frequencyti,modeti,non-removablerotation-matrixsramdai-formatframe-masterbitclock-masterop-modeserial-dirti,timer-dspti,no-idle-on-initgpmc,num-csgpmc,num-waitpinsti,iommu-bus-err-backphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertti,bootregiommusfirmware-namemboxesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infolanesvddi-supplybacklightwidth-mmheight-mmrotationhback-porchhactivehfront-porchhsync-lenvback-porchvactivevfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activevdda-supply#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicehpd-gpiosgpioenable-active-highpower-gpiosmotorola,mode-gpiosmotorola,cmd-gpiosmotorola,status-gpiosvin-supplystartup-delay-uswidgetsroutingdais#pwm-cellsti,timersti,clock-sourcepwmspwm-namesdirection-duty-cycle-nsledsbrightness-levelsdefault-brightness-level