� ��?�8<�(<�hisilicon,hip06-d03 +&7Hisilicon Hip06 D03 Development Boardpsci arm,psci-0.2=smccpus+cpu-mapcluster0core0Dcore1Dcore2Dcore3Dcluster1core0Dcore1Dcore2Dcore3D cluster2core0D core1D core2D core3D cluster3core0Dcore1Dcore2Dcore3Dcpu@10000Hcpuarm,cortex-a57TXpscifwcpu@10001Hcpuarm,cortex-a57TXpscifwcpu@10002Hcpuarm,cortex-a57TXpscifwcpu@10003Hcpuarm,cortex-a57TXpscifwcpu@10100Hcpuarm,cortex-a57TXpscifwcpu@10101Hcpuarm,cortex-a57TXpscifwcpu@10102Hcpuarm,cortex-a57TXpscifwcpu@10103Hcpuarm,cortex-a57TXpscifw cpu@10200Hcpuarm,cortex-a57TXpscifw cpu@10201Hcpuarm,cortex-a57TXpscifw cpu@10202Hcpuarm,cortex-a57TXpscifw cpu@10203Hcpuarm,cortex-a57TXpscifw cpu@10300Hcpuarm,cortex-a57TXpscifwcpu@10301Hcpuarm,cortex-a57TXpscifwcpu@10302Hcpuarm,cortex-a57TXpscifwcpu@10303Hcpuarm,cortex-a57TXpscifwl2-cache0cache�wl2-cache1cache�wl2-cache2cache�wl2-cache3cache�winterrupt-controller@4d000000 arm,gic-v3�+����PTMM0��� � wmsi-controller@c6000000arm,gic-v3-its� T�wethernet-0hisilicon,hns-nic-v2!0BokayIethernet-1hisilicon,hns-nic-v2!0BokayIethernet-4hisilicon,hns-nic-v2!0BokayIethernet-5hisilicon,hns-nic-v2!0BokayIrefclk fixed-clockV���fwtimerarm,armv8-timer0�   pmuarm,cortex-a57-pmu �mbigen_pcie@a0080000hisilicon,mbigen-v2T�intc_usbs���~wintc_sas1s��~�w"intc_sas2s@��~�w#intc_pcie0s���~ w$mbigen_dsa@c0080000hisilicon,mbigen-v2T�intc_dsaf0s��~�wintc-sas0s ��~�w iommu@a0040000 arm,smmu-v3T��I� Bdisabledsoc simple-bus+�isa@a01b0000hisilicon,hip06-lpc+T�bt@e4ipmi-btHipmi T�Bokayserial@2f8 ns16550aV  T�Bokayusb@a7030000 generic-ohciT� ��IBokayusb@a7020000 generic-ehciT� ��IBokaysub_ctrl_c@60000000hisilicon,peri-subctrlsysconT`wdsa_subctrl@c0000000hisilicon,dsa-subctrlsysconT�wpcie_subctl@a0000000"hisilicon,pcie-sas-subctrlsysconT�w!sds_ctrl@c2200000sysconT� wmdio@603c0000hisilicon,hns-mdioT`<�8 8SZ+ethernet-phy@0ethernet-phy-ieee802.3-c22Twethernet-phy@1ethernet-phy-ieee802.3-c22Twdsa@c5000000+hisilicon,hns-dsaf-v2 �6port-16rss T���`�ppe-basedsaf-base �� ��@ABCDEFGHIJKLMNOPQRSTUVWX����������������������������������������������������������������      !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~��������������������������������������������������������������������������������������������������������������������������������      !"#$%&'()*+,-./0123456789:;<=>?��Iwport@0T!2fiberport@1T!2fiberport@4T=!2copperport@5T=!2coppersas@c3000000hisilicon,hip06-sas-v2T�HP� Qf `uZ0�8���I �@ABCDEFGHIKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~���������������������������������YZ[\]^_`abcdefghijklmnopqrstuvwx Bdisabledsas@a2000000hisilicon,hip06-sas-v2T�HP� Q!�f uZ ����I "�@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~��������������������������������@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_Bokaysas@a3000000hisilicon,hip06-sas-v2T�HP� Q!f �uZp����� I #�����������������������������������������������������������������     `abcdefghijklmnopqrstuvwxyz{|}~ Bdisabledpcie@b0000000hisilicon,hip06-pcie-ecam T�� �� ���+HpciI8���������p$�$�$�$� Bdisabledmemory@0HmemoryT@chosen compatibleinterrupt-parent#address-cells#size-cellsmodelmethodcpudevice_typeregenable-methodnext-level-cachephandlecache-levelcache-unified#interrupt-cellsrangesinterrupt-controller#redistributor-regionsredistributor-strideinterruptsmsi-controller#msi-cellsae-handleport-idx-in-aelocal-mac-addressstatusdma-coherentclock-frequency#clock-cellsmsi-parentnum-pins#iommu-cellshisilicon,broken-prefetch-cmdsubctrl-vbasemodereg-namessubctrl-sysconreset-field-offsetdesc-numbuf-sizeserdes-sysconport-rst-offsetport-mode-offsetmedia-typephy-handlesas-addrhisilicon,sas-sysconctrl-reset-regctrl-reset-sts-regctrl-clock-ena-regclocksqueue-countphy-counthip06-sas-v2-quirk-amtbus-rangemsi-mapmsi-map-maskinterrupt-map-maskinterrupt-map