� ��I{8D�(�D| ,Huawei Nexus 6P2huawei,anglerqcom,msm8994=handsetJ�V  cZaliasesq/soc@0/mmc@f9824900v/soc@0/mmc@f98a4900{/soc@0/serial@f991e000chosen�serial0:115200n8clocksxo-board 2fixed-clock��$� �xo_board�sleep-clk 2fixed-clock��� �sleep_clk�cpus cpu@0�cpu2arm,cortex-a53��psci��l2-cache2cache��cpu@1�cpu2arm,cortex-a53��psci��cpu@2�cpu2arm,cortex-a53��psci��cpu@3�cpu2arm,cortex-a53��psci��cpu@100�cpu2arm,cortex-a57��psci��l2-cache2cache��cpu@101�cpu2arm,cortex-a57��psci�� cpu@102�cpu2arm,cortex-a57��psci�� cpu@103�cpu2arm,cortex-a57��psci�� cpu-mapcluster0core0core1core2core3cluster1core0core1 core2 core3 firmwarescm2qcom,scm-msm8994qcom,scmmemory@80000000�memory��pmu2arm,cortex-a53-pmu psci 2arm,psci-0.2�hvcremoteproc$2qcom,msm8994-rpm-procqcom,rpm-procsmd-edge � &4rpm-requests2qcom,rpm-msm8994qcom,smd-rpm Drpm_requestsclock-controller2qcom,rpmcc-msm8994qcom,rpmcc��;power-controller2qcom,msm8994-rpmpdVj opp-table2operating-points-v2� opp1~opp2~opp3~opp4~opp5~opp6~reserved-memory �dfps-data@3400000�@�memory@3401000�@�smem@6a00000�� ��memory@7000000���memory@ca00000� ���memory@c64000002qcom,rmtfs-mem��@��memory@c6700000��p�memory@c7000000����memory@c9400000��@��reserved@6c00000��@�tzapp@4800000����reserved@6300000�0p�smem 2qcom,smem���smp2p-lpass 2qcom,smp2p��� � �4master-kernel�master-kernel�slave-kernel �slave-kernel !smp2p-modem 2qcom,smp2p���  �4master-kernel�master-kernel�slave-kernel �slave-kernel !soc@0 ����� 2simple-businterrupt-controller@f90000002qcom,msm-qgic2 !��� �mailbox@f900d000%2qcom,msm8994-apcs-kpss-globalsyscon��� 2� watchdog@f9017000$2qcom,apss-wdt-msm8994qcom,kpss-wdt��p>E timer@f9020000 �2arm,armv7-timer-mem��frame@f9021000Q ��� frame@f9023000Q  ��0 ^disabledframe@f9024000Q  ��@ ^disabledframe@f9025000Q  ��P ^disabledframe@f9026000Q  ��` ^disabledframe@f9027000Q ��p ^disabledframe@f9028000Q ��� ^disabledusb@f92f88002qcom,msm8994-dwc3qcom,dwc3��/� � >rm�secoreifacesleepmock_utmiqsr�$�'��usb@f9200000 2snps,dwc3�� � ��� �high-speed peripheralmmc@f9824900%2qcom,msm8994-sdhciqcom,sdhci-msm-v4���I���@hccore{�hc_irqpwr_irq>vheifacecorexo"defaultsleep0:DN^okay\mmc@f98a4900%2qcom,msm8994-sdhciqcom,sdhci-msm-v4���I��@hccore}�hc_irqpwr_irq>�ieifacecorexo"defaultsleep 0 : ! k"dD ^disableddma-controller@f99040002qcom,bam-v1.7.0���@� �>:ebam_clkt����%serial@f991e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm���� l ecoreiface>H:"defaultsleep0#:$^okayi2c@f99230002qcom,i2c-qup-v2.2.1���0 _>;: ecoreiface���% % �txrx"defaultsleep0&:'  ^disabledspi@f99230002qcom,spi-qup-v2.2.1���0 _><: ecoreiface�% % �txrx"defaultsleep0(:)  ^disabledi2c@f99240002qcom,i2c-qup-v2.2.1���@ `>=: ecoreiface���%%�txrx"defaultsleep0*:+  ^disabledi2c@f99260002qcom,i2c-qup-v2.2.1���` b>A: ecoreiface���%%�txrx"defaultsleep0,:-  ^disabledi2c@f99270002qcom,i2c-qup-v2.2.1���p c>C: ecoreiface���..�txrx"defaultsleep0/:0  ^disabledi2c@f99280002qcom,i2c-qup-v2.2.1���� d>E: ecoreiface���%%�txrx"defaultsleep01:2  ^disableddma-controller@f99440002qcom,bam-v1.7.0���@� �>Mebam_clkt����.serial@f995e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm���� r ecoreiface>[M�..�txrx"defaultsleep03:4 ^disabledi2c@f99630002qcom,i2c-qup-v2.2.1���0 e>NM ecoreiface���. . �txrx"defaultsleep05:6  ^disabledspi@f99660002qcom,spi-qup-v2.2.1���` h>UM ecoreiface�..�txrx"defaultsleep07:8  ^disabledi2c@f99670002qcom,i2c-qup-v2.2.1���p i>VM ecoreiface�j��..�txrx"defaultsleep09::  ^disabledclock-controller@fc4000002qcom,gcc-msm8994��V��@  exosleep>�sram@fc4280002qcom,rpm-msg-ram��B�@�restart@fc4ab000 2qcom,pshold��J�spmi@fc4cf0002qcom,spmi-pmic-arb��L��L��L�coreintrcnfg periph_irq ��  !hwlock@fd484000(2qcom,msm8994-tcsr-mutexqcom,tcsr-mutex��H@��pinctrl@fd5100002qcom,msm8994-pinctrl��Q@ ��"�  !U�"blsp1-uart2-default-state .gpio4gpio5 3blsp_uart2<K�#blsp1-uart2-sleep-state .gpio4gpio53gpio<X�$blsp2-uart2-default-state.gpio45gpio46gpio47gpio48 3blsp_uart8<K�3blsp2-uart2-sleep-state.gpio45gpio46gpio47gpio483gpio<K�4i2c1-default-state .gpio2gpio3 3blsp_i2c1<K�&i2c1-sleep-state .gpio2gpio33gpio<K�'i2c2-default-state .gpio6gpio7 3blsp_i2c2<K�*i2c2-sleep-state .gpio6gpio73gpio<K�+i2c4-default-state.gpio19gpio20 3blsp_i2c4<K�,i2c4-sleep-state.gpio19gpio203gpio<X�-i2c5-default-state.gpio23gpio24 3blsp_i2c5<K�/i2c5-sleep-state.gpio23gpio243gpio<K�0i2c6-default-state.gpio28gpio27 3blsp_i2c6<K�1i2c6-sleep-state.gpio28gpio273gpio<K�2i2c7-default-state.gpio44gpio43 3blsp_i2c7<K�5i2c7-sleep-state.gpio44gpio433gpio<K�6blsp2-spi10-default-state�7default-pins.gpio53gpio54gpio55 3blsp_spi10< Xcs-pins.gpio673gpio<Kblsp2-spi10-sleep-state.gpio53gpio54gpio553gpio<K�8i2c11-default-state.gpio83gpio84 3blsp_i2c11<K�9i2c11-sleep-state.gpio83gpio843gpio<K�:blsp1-spi1-default-state�(default-pins.gpio0gpio1gpio3 3blsp_spi1< Xcs-pins.gpio83gpio<Kblsp1-spi1-sleep-state.gpio0gpio1gpio33gpio<K�)clk-on-state .sdc1_clkK<�clk-off-state .sdc1_clkK<�cmd-on-state .sdc1_cmdg<�cmd-off-state .sdc1_cmdg<�data-on-state .sdc1_datag<�data-off-state .sdc1_datag<�rclk-on-state .sdc1_rclkX�rclk-off-state .sdc1_rclkX�sdc2-clk-on-state .sdc2_clkK< �sdc2-clk-off-state .sdc2_clkK<�sdc2-cmd-on-state .sdc2_cmdg< �sdc2-cmd-off-state .sdc2_cmdg<� sdc2-data-on-state .sdc2_datag< �sdc2-data-off-state .sdc2_datag<�!clock-controller@fd8c00002qcom,mmcc-msm8994���R��VYexogpll0mmssnoc_ahboxili_gfx3d_clk_srcdsi0plldsi0pllbytedsi1plldsi1pllbytehdmipll0>�;; (q<<<<< �/�E��<��98p#�F�<sram@fdd000002qcom,msm8974-ocmem��� ��  ctrlmem ��� >;"<r ecoreiface gmu-sram@0�timer2arm,armv8-timer0����vph-pwr-regulator2regulator-fixedtvph_pwr�6��6�� interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typeqcom,msm-idqcom,pmic-idqcom,board-idmmc1mmc2serial0stdout-path#clock-cellsclock-frequencyclock-output-namesphandledevice_typeregenable-methodnext-level-cachecache-levelcache-unifiedcpuinterruptsmboxesqcom,smd-edgeqcom,remote-pidqcom,smd-channels#power-domain-cellsoperating-points-v2opp-levelrangesno-mapqcom,client-idmemory-regionqcom,rpm-msg-ramhwlocksqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cells#mbox-cellsclockstimeout-secframe-numberstatusclock-namesassigned-clocksassigned-clock-ratespower-domainsqcom,select-utmi-as-pipe-clksnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkmaximum-speeddr_modereg-namesinterrupt-namespinctrl-namespinctrl-0pinctrl-1bus-widthnon-removablemmc-hs400-1_8vcd-gpios#dma-cellsqcom,eeqcom,controlled-remotelynum-channelsqcom,num-eesdmasdma-names#reset-cellsqcom,channel#hwlock-cellsgpio-controllergpio-ranges#gpio-cellsgpio-reserved-rangespinsfunctiondrive-strengthbias-disablebias-pull-downbias-pull-upregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-on