� �� O8��(���Qgoogle,steelix-sku196609google,steelix-sku196608google,steelixmediatek,mt8186 +7Google Rusty board=laptopaliasesJ/soc/ovl@14005000O/soc/ovl@14006000W/soc/rdma@14007000]/soc/rdma@1401f000c/soc/i2c@11007000h/soc/i2c@11008000m/soc/i2c@11009000r/soc/i2c@1100f000w/soc/i2c@11016000|/soc/mmc@11230000�/soc/mmc@11240000�/soc/serial@11002000ccimediatek,mt8186-cci��cciintermediate���"opp-table-ccioperating-points-v2��opp-500000000��e� '��opp-560000000�!`�� L��opp-612000000�$za� ���opp-682000000�(�~�� ��� opp-752000000�,Ҝ� YF� opp-822000000�0���� ��� opp-875000000�4'p�� ��� opp-927000000�7@��� 5� opp-980000000�:i�� ~>�opp-1050000000�>���� ���opp-1120000000�B��� )$�opp-1155000000�D���� ���opp-1190000000�F���� � �opp-1260000000�K�~��opp-1330000000�OF0��)��opp-1400000000�SrN��R�opp-table-cluster0operating-points-v2��opp-500000000��e� '��opp-774000000�."M�� L��opp-875000000�4'p�� �`�opp-975000000�:Q�� � opp-1075000000�@2�� q�� opp-1175000000�F �� �X� opp-1275000000�K���� 5� opp-1375000000�Q���� ��� opp-1500000000�Yh/� ��opp-1618000000�`p��� Y��opp-1666000000�cM$�� ���opp-1733000000�gK{@�H�opp-1800000000�kI��~��opp-1866000000�o8����opp-1933000000�s7=@�Z��opp-2000000000�w5���R�opp-table-cluster1operating-points-v2��#opp-774000000�."M�� L��opp-835000000�1��� ���opp-919000000�6���� ���opp-1002000000�;�N�� YF� opp-1085000000�@��@� �X� opp-1169000000�E��@� 5� opp-1308000000�M�� ��� opp-1419000000�T�8�� Y�� opp-1530000000�[1�� �t�opp-1670000000�c�-���Z�opp-1733000000�gK{@���opp-1796000000�k ��s�opp-1860000000�n�Y�Լ�opp-1923000000�r����6d�opp-1986000000�v_���v�opp-2050000000�z0����cpus+cpu-mapcluster0core0�core1�core2�core3�core4�core5�core6�core7�cpu@0�cpuarm,cortex-a55 psciw5���cpuintermediate�)TC~V f�s@�����@���!��"��cpu@100�cpuarm,cortex-a55 psciw5���cpuintermediate�)TC~V f�s@�����@���!��"��cpu@200�cpuarm,cortex-a55 psciw5���cpuintermediate�)TC~V f�s@�����@���!��"��cpu@300�cpuarm,cortex-a55 psciw5���cpuintermediate�)TC~V f�s@�����@���!��"��cpu@400�cpuarm,cortex-a55 psciw5���cpuintermediate�)TC~V f�s@�����@���!��"��cpu@500�cpuarm,cortex-a55 psciw5���cpuintermediate�)TC~V f�s@�����@���!��"��cpu@600�cpuarm,cortex-a76 psciz0����cpuintermediate�#)OCV$%fs@���@��&��"�'�cpu@700�cpuarm,cortex-a76 psciz0����cpuintermediate�#)OCV$%fs@���@��&��"�'�idle-states�pscicpu-retention-larm,idle-state� 21dA@�cpu-retention-barm,idle-state� 21dAx�$cpu-off-larm,idle-state� d1�A4� cpu-off-barm,idle-state� d1�Al�%l2-cache0cacheRhu@��(^�!l2-cache1cacheRhu@��(^�&l3-cachecacheRhu@�^�(fixed-factor-clock-13mfixed-factor-clockl�)y��clk13m�=oscillator-26m fixed-clockl����clk26m�)oscillator-32k fixed-clockl��clk32kopp-table-gpuoperating-points-v2�vopp-299000000��`�� X���opp-332000000���� �h��opp-366000000�з�� �<��opp-400000000�ׄ� Ҧ��opp-434000000��P�� z��opp-484000000��A� 4N��opp-535000000��s�� }���opp-586000000�"���� �`��opp-637000000�%��@� �4��opp-690000000�) ��� @���opp-743000000�,IG�� ���opp-796000000�/q�� ����opp-850000000�2���� 5��opp-900000000-3�5��� �P��opp-900000000-4�5��� �|�opp-900000000-5�5��� ��� opp-950000000-3�8�ـ� ����opp-950000000-4�8�ـ� Y��opp-950000000-5�8�ـ� �P� opp-1000000000-3�;���~���opp-1000000000-4�;��� �t�opp-1000000000-5�;��� Y�� pmu-a55arm,cortex-a55-pmu �*pmu-a76arm,cortex-a76-pmu �+psci arm,psci-1.0smctimerarm,armv8-timer @�   soc+ simple-bus��interrupt-controller@c000000 arm,gic-v3�� �    � �ppi-partitionsinterrupt-partition-0%�*interrupt-partition-1%�+syscon@c53a000mediatek,mt8186-mcusyssyscon S�l�syscon@10000000 mediatek,mt8186-topckgensysconl�-syscon@10001000#mediatek,mt8186-infracfg_aosysconl.�/syscon@10003000mediatek,mt8186-pericfgsyscon0�hpinctrl@10005000mediatek,mt8186-pinctrl�P "$&*,�B;iocfg0iocfg_ltiocfg_lmiocfg_lbiocfg_bliocfg_rbiocfg_rteintEUa,����� �mTPTPTPI2S0_HP_DII2S3_DP_SPKR_DOSAR_INT_ODLBT_WAKE_AP_ODLWIFI_INT_ODLDPBRDG_INT_ODLEDPBRDG_INT_ODLEC_AP_HPD_ODTCHPAD_INT_ODLTCHSCR_INT_1V8_ODLEC_AP_INT_ODLEC_IN_RW_ODLGSC_AP_INT_ODLAP_FLASH_WP_LHP_INT_ODLPEN_EJECT_ODWCAM_PWDN_LWCAM_RST_LUCAM_SEN_ENUCAM_RST_LLTE_RESET_LLTE_SAR_DETECT_LI2S2_DP_SPK_MCKI2S2_DP_SPKR_BCKI2S2_DP_SPKR_LRCKI2S2_DP_SPKR_DI (TP)EN_PP1000_EDPBRDGEN_PP1800_EDPBRDGEN_PP3300_EDPBRDGUART_GSC_TX_AP_RXUART_AP_TX_GSC_RXUART_DBGCON_TX_ADSP_RXUART_ADSP_TX_DBGCON_RXEN_PP1000_DPBRDGTCHSCR_REPORT_DISABLEEN_PP3300_DPBRDGEN_PP1800_DPBRDGSPI_AP_CLK_ECSPI_AP_CS_EC_LSPI_AP_DO_EC_DISPI_AP_DI_EC_DOSPI_AP_CLK_GSCSPI_AP_CS_GSC_LSPI_AP_DO_GSC_DISPI_AP_DI_GSC_DOUART_DBGCON_TX_SCP_RXUART_SCP_TX_DBGCON_RXEN_PP1200_CAM_XEN_PP2800A_VCM_XEN_PP2800A_UCAM_XEN_PP2800A_WCAM_XWLAN_MODULE_RST_LEN_PP1200_UCAM_XI2S1_HP_DOI2S1_HP_BCKI2S1_HP_LRCKI2S1_HP_MCKTCHSCR_RST_1V8_LSPI_AP_CLK_ROMSPI_AP_CS_ROM_LSPI_AP_DO_ROM_DISPI_AP_DI_ROM_DONCNCEMMC_STRBEMMC_CLKEMMC_CMDEMMC_RST_LEMMC_DATA0EMMC_DATA1EMMC_DATA2EMMC_DATA3EMMC_DATA4EMMC_DATA5EMMC_DATA6EMMC_DATA7AP_KPCOL0NCNCNCTPSDIO_CLKSDIO_CMDSDIO_DATA0SDIO_DATA1SDIO_DATA2SDIO_DATA3NCNCNCNCNCNCEDPBRDG_PWRENBL_PWM_1V8EDPBRDG_RST_LMIPI_DPI_CLKMIPI_DPI_VSYNCMIPI_DPI_HSYNCMIPI_DPI_DEMIPI_DPI_D0MIPI_DPI_D1MIPI_DPI_D2MIPI_DPI_D3MIPI_DPI_D4MIPI_DPI_D5MIPI_DPI_D6MIPI_DPI_DA7MIPI_DPI_D8MIPI_DPI_D9MIPI_DPI_D10MIPI_DPI_D11PCM_BT_CLKPCM_BT_SYNCPCM_BT_DIPCM_BT_DOJTAG_TMS_TPJTAG_TCK_TPJTAG_TDI_TPJTAG_TDO_TPJTAG_TRSTN_TPCLK_24M_WCAMCLK_24M_UCAMUCAM_DET_ODLAP_I2C_EDPBRDG_SCL_1V8AP_I2C_EDPBRDG_SDA_1V8AP_I2C_TCHSCR_SCL_1V8AP_I2C_TCHSCR_SDA_1V8AP_I2C_TCHPAD_SCL_1V8AP_I2C_TCHPAD_SDA_1V8AP_I2C_DPBRDG_SCL_1V8AP_I2C_DPBRDG_SDA_1V8AP_I2C_WLAN_SCL_1V8AP_I2C_WLAN_SDA_1V8AP_I2C_AUD_SCL_1V8AP_I2C_AUD_SDA_1V8AP_I2C_TPM_SCL_1V8AP_I2C_UCAM_SDA_1V8AP_I2C_UCAM_SCL_1V8AP_I2C_UCAM_SDA_1V8AP_I2C_WCAM_SCL_1V8AP_I2C_WCAM_SDA_1V8SCP_I2C_SENSOR_SCL_1V8SCP_I2C_SENSOR_SDA_1V8AP_EC_WARM_RST_REQAP_XHCI_INIT_DONEUSB3_HUB_RST_LEN_SPKRBEEP_ONAP_EDP_BKLTENEN_PP3300_DISP_XEN_PP3300_SDBRDG_XBT_KILL_1V8_LWIFI_KILL_1V8_LPWRAP_SPI0_CSNPWRAP_SPI0_CKPWRAP_SPI0_MOPWRAP_SPI0_MISRCLKENA0SRCLKENA1SCP_VREQ_VAOAP_RTC_CLK32KAP_PMIC_WDTRST_LAUD_CLK_MOSIAUD_SYNC_MOSIAUD_DAT_MOSI0AUD_DAT_MOSI1AUD_CLK_MISOAUD_SYNC_MISOAUD_DAT_MISO0AUD_DAT_MISO1NCNCDPBRDG_PWRENDPBRDG_RST_LLTE_W_DISABLE_LLTE_SAR_DETECT_LEN_PP3300_LTE_XLTE_PWR_OFF_LLTE_RESET_LTPTP�,aud-clk-mosi-off-pins��pins-clk-sync}����aud-clk-mosi-on-pins��pins-clk-sync}��aud-clk-miso-off-pins��pins-clk-sync}����aud-clk-miso-on-pins��pins-clk-sync}��aud-dat-mosi-off-pins��pins-dat}����aud-dat-mosi-on-pins��pins-dat}��aud-dat-miso-off-pins��pins-dat}����aud-dat-miso-on-pins��pins-dat}����aud-gpio-i2s0-off-pins��pins-sdata}aud-gpio-i2s0-on-pins��pins-sdata}aud-gpio-i2s-off-pins��pins-clk-sdata}89:;�aud-gpio-i2s1-on-pins��pins-clk-sdata}89:;aud-gpio-i2s2-off-pins��pins-cmd-dat}�aud-gpio-i2s2-on-pins��pins-clk}�aud-gpio-i2s3-off-pins��pins-sdata}�aud-gpio-i2s3-on-pins��pins-sdata}�aud-gpio-pcm-off-pins��pins-clk-sdata}stuv�aud-gpio-pcm-on-pins��pins-clk-sdata}stuvaud-gpio-dmic-sec-pins��pins}�bt-reset-pins�ppins-bt-reset}��dpi-sleep-pins�{pins-cmd-dat@}ghijklmnopqredfc� �dpi-default-pins�zpins-cmd-dat@}ghijklmnopqredfc� cros-ec-int-pins�cpins-ec-ap-int-odl} �edp-panel-fixed-pins��pins-vreg-en}��en-pp1800-dpbrdg-pins��pins-vreg-en}'�gsc-int-pins�epins-gsc-ap-int-odl}�i2c0-pins�Gpins-bus}����i2c1-pins�Qpins-bus}�����i2c2-pins�Tpins-bus}�����i2c3-pins�Vpins-bus}�����i2c5-pins�[pins-bus}�����it6505-pins�Wpins-hpd} ��pins-int}��pins-reset}���mmc0-default-pins�ipins-clk}D�fpins-cmd-dat$}GHIJKLMNE��epins-rst}F�emmc0-uhs-pins�jpins-clk}D��fpins-cmd-dat$}GHIJKLMNE���epins-ds}C��fpins-rst}F�emmc1-default-pins�lpins-clk}T��fpins-cmd-dat}VWXYU���emmc1-uhs-pins�mpins-clk}T��fpins-cmd-dat}VWXYU���emmc1-eint-pins�npins-dat1}W��enor-default-pins�Epins-clk-dat }?=@��pins-cs-dat }>AB��pen-eject-pins��pins}��disp-pwm-pins�apins}a�rt1019p-default-pins��pins-sdb}��scp-default-pins�>pins-scp-uart}01spi1-pins�bpins-bus}()*+��spi2-pins�dpins-bus},-./��spmi-pinspins-bus}��touchscreen-pins�Rpins-irq} ��pins-reset}<�pins-report-sw}%�trackpad-default-pins�Upins-int-n} ��wifi-enable-pins��pins-wifi-enable}6wifi-wakeup-pins��pins-wifi-wakeup}�anx7625-pins�Hpins-int} ��pins-reset}b�pins-power-en}`�pp1000-edpbrdg-en-pins��pins-vreg-en}�pp1800-edpbrdg-en-pins��pins-vreg-en}�pp3300-edpbrdg-en-pins��pins-vreg-en}�syscon@10006000)mediatek,mt8186-scpsyssysconsimple-mfd`power-controller!mediatek,mt8186-power-controller+��Bpower-domain@0�-�mfg00+� .power-domain@1/+� 0power-domain@2�power-domain@3�power-domain@17�--$�subsys-csirx-top0subsys-csirx-top1�power-domain@4�-/=�sys_ckref_ck�power-domain@5�/B/?�sys_ckref_ck�power-domain@18�-/->�audioadspsubsys-adsp-bus+�power-domain@19+�power-domain@20/�power-domain@16/�power-domain@60�-*-+1 111M�dispmdpsubsys-smi-infrasubsys-smi-commonsubsys-smi-galssubsys-smi-iommu/+�power-domain@14�-)2 �vdec0larb/�power-domain@10 8�---- 3-#-%6�cam0cam1cam2cam3galssubsys-cam-tmsubsys-cam-top/+�power-domain@12 �power-domain@11 �power-domain@7�4-&�galssubsys-img-top/+�power-domain@8�power-domain@9 (�-'5555P�subsys-ipe-topsubsys-ipe-larb0subsys-ipe-larb1subsys-ipe-smisubsys-ipe-gals/�power-domain@13 �-$6�venc0subsys-larb/�power-domain@15�-:77%�wpe0subsys-larb-cksubsys-larb-pclk/�watchdog@10007000mediatek,mt8186-wdt)p.A�fsyscon@1000c000"mediatek,mt8186-apmixedsyssyscon�l�pwrap@1000d000mediatek,mt8186-pwrapsyscon�;pwrap���// �spiwrappmic mediatek,mt6366mediatek,mt6358� Z,��codec,mediatek,mt6366-soundmediatek,mt6358-soundn8zregulators4mediatek,mt6366-regulatormediatek,mt6358-regulator�9�9�9�9�9�9�9 99-9A9Q9a:q;�<�<vcore�pp0750_dvdd_core�dp� 5�j��)vdram1�pp1125_emi_vdd2�*��*��0��)�;vgpu�ppvar_dvdd_vgpu�� �~��j��=.T'�0vproc11�ppvar_dvdd_proc_bc_mt6366� '��O��j��)�'vproc12�ppvar_dvdd_proc_lc� '��O��j��)�vs1 �pp2000_vs1�������0��)�:vs2 �pp1350_vs2��p��p�0��)�<va12 �pp1200_va12�O��O��)vaud28�pp2800_vaud28�*���*����8vaux18�pp1840_vaux18�w@���vbif28�pp2800_vbif28�*���*���vcn18�pp1800_vcn18_x�w@�w@�vcn28�pp2800_vcn28_x�*���*���vefuse�pp1800_vefuse�w@�w@�vfe28�pp2800_vfe28_x�*���*���vemc �pp3000_vemc�-���-���<�kvibr�pp2800_vibr_x�*���*���<vio18�pp1800_vio18_s3�w@�w@� �)�\vio28�pp2800_vio28_x�*���*���vm18�pp1800_emi_vdd1�w@���E)vmc �pp3000_vmc�-���-���<vmddr�pm0750_emi_vmddr� �`� q��E)vmch �pp3000_vmch�-���-���<vcn33�pp3300_vcn33_x�2Z��2Z��vdram2�pp0600_emi_vddq� '�� '�� �)vrf12�pp1200_vrf12_x�O��O��xvrf18�pp1800_vrf18_x�w@�w@�xvsim1�pp1860_vsim1_x�w@�a��vsim2�pp2760_vsim2_x�)2��*@��Xvsram-gpu�pp0900_dvdd_sram_gpu� �P���j��=0T'�.vsram-others�pp0900_dvdd_sram_core� ��� ���j��)vsram-proc11�pp0900_dvdd_sram_bc� �P��j��)vsram-proc12�pp0900_dvdd_sram_lc� �P��j��)vusb �pp3070_vusb�-���.�0�)vxo22 �pp2240_vxo22�!���".�x)rtc(mediatek,mt6366-rtcmediatek,mt6358-rtcspmi@10015000*mediatek,mt8186-spmimediatek,mt8195-spmi P� ;pmifspmimst�//-2(�pmif_sys_ckpmif_tmr_ckspmimst_clk_muxq-2�-t ��� �disabledtimer@10017000,mediatek,mt8186-timermediatek,mt6765-timerp���=mailbox@1022c000mediatek,mt8186-gce"�@�/�gce����wscp@10500000mediatek,mt8186-scp P\�� ;sramcfg���default�>�mediatek/mt8186/scp.img�?�okay��cros-ec-rpmsggoogle,cros-ec-rpmsg�cros-ec-rpmsgadsp@10680000mediatek,mt8186-dsp@h �h�h�;cfgsramsecbus�-/->�audiodspadsp_busq-/-> �)-E�rxtx�@AB�okay�CD��mailbox@10686100mediatek,mt8186-adsp-mbox�ha�i�@mailbox@10687100mediatek,mt8186-adsp-mbox�hq�j�Aspi@11000000mediatek,mt8186-nor �-3/O/c/d�spisfaxiaxi_sq-3�-P�%�okay�default�E+flash@0jedec,spi-norS�adc@11001000.mediatek,mt8186-auxadcmediatek,mt8173-auxadc%�/"�mainserial@11002000*mediatek,mt8186-uartmediatek,mt6577-uart �p �)/ �baudbus�okayserial@11003000*mediatek,mt8186-uartmediatek,mt6577-uart0�q �)/ �baudbus �disabledi2c@11007000mediatek,mt8186-i2c p �i�F/' �maindmay+�okay�default�G�anx7625@58analogix,anx7625X�default�H 7,` D,bPI]JjKwp0�p0ports+port@0endpoint�L��~port@1endpoint�M�Paux-buspanel edp-panel�N�Oportendpoint�P�Mi2c@11008000mediatek,mt8186-i2c � �j�F/' �maindmay+ �disabled�default�Q��@touchscreen@5dgoodix,gt7375p] Z, �default�R D,<oS� �disabledi2c@11009000mediatek,mt8186-i2c � ��k�F/' �maindmay+�okay�default�TU��U�trackpad@15elan,ekth3000 Z,  Strackpad@2c hid-over-i2c,%  Z, oSi2c@1100f000mediatek,mt8186-i2c � ��l�F/' �maindmay+�okay�default�V��dp-bridge@5c ite,it6505\ Z,�default�W4EXQY D,���ports+port@0endpoint^�р�Z�|port@1i2c@11011000mediatek,mt8186-i2c  ���m�F/' �maindmay+ �disabledi2c@11016000mediatek,mt8186-i2c ` �b�F/' �maindmay+�okay�default�[codec@1arealtek,rt5682s Z,4o\{\�\�]���i2c@1100d000mediatek,mt8186-i2c � �c�F/' �maindmay+ �disabledi2c@11004000mediatek,mt8186-i2c @ ��n�F/' �maindmay+ �disabledi2c@11005000mediatek,mt8186-i2c P ���o�F/' �maindmay+ �disabledspi@1100a000(mediatek,mt8186-spimediatek,mt6765-spi+����-K- /�parent-clksel-clkspi-clk �disabledthermal-sensor@1100b000mediatek,mt8186-lvts��c�/ �/�^_$�lvts-calib-data-1lvts-calib-data-2���svs@1100bc00mediatek,mt8186-svs����/ �main�`^(�svs-calibration-datat-calibration-data�/�svs_rstpwm@1100e0002mediatek,mt8186-disp-pwmmediatek,mt8183-disp-pwm�����-/4�mainmm�okay�default�a��spi@11010000(mediatek,mt8186-spimediatek,mt6765-spi+���-K- /8�parent-clksel-clkspi-clk�okay�default�b ec@0google,cros-ec-spi Z, �default�cB@i2c-tunnelgoogle,cros-ec-i2c-tunnel +sbs-battery@bsbs,sbs-battery  + ?typecgoogle,cros-ec-typec+connector@0usb-c-connector Tleft Zdual ehost osourceconnector@1usb-c-connector Tright Zdual ehost osourcekeyboard-controllergoogle,cros-ec-keyb ~ �  �D ���tx��� q rs}0Y1 d"#(  \V |})  � + ^a !%$' & + ,./-32*5 4 9    8 l j6  g i( �  spi@11012000(mediatek,mt8186-spimediatek,mt6765-spi+ ���-K- /;�parent-clksel-clkspi-clk�okay�default�d �,- tpm@0 google,cr50 Z,�default�eB@spi@11013000(mediatek,mt8186-spimediatek,mt6765-spi+0���-K- /<�parent-clksel-clkspi-clk �disabledspi@11014000(mediatek,mt8186-spimediatek,mt6765-spi+@�t�-K- /J�parent-clksel-clkspi-clk �disabledspi@11015000(mediatek,mt8186-spimediatek,mt6765-spi+P�u�-K- /K�parent-clksel-clkspi-clk �disabledclock-controller@11017000mediatek,mt8186-imp_iic_wrappl�Fserial@11018000*mediatek,mt8186-uartmediatek,mt6577-uart��� �)/ �baudbus �disabledi2c@11019000mediatek,mt8186-i2c � ��d�F /' �maindmay+ �disabledaudio-controller@11210000mediatek,mt8186-sound! ��/,/6---F- - --e--h-?-@-A-B-C-�-�-�-�-�-,)}�aud_infra_clkmtkaif_26m_clktop_mux_audiotop_mux_audio_inttop_mainpll_d2_d4top_mux_aud_1top_apll1_cktop_mux_aud_2top_apll2_cktop_mux_aud_eng1top_apll1_d8top_mux_aud_eng2top_apll2_d8top_i2s0_m_seltop_i2s1_m_seltop_i2s2_m_seltop_i2s4_m_seltop_tdm_m_seltop_apll12_div0top_apll12_div1top_apll12_div2top_apll12_div4top_apll12_div_tdmtop_mux_audio_htop_clk26m_clk�� �/ �-�f �audiosys�okay��usb@11201000#mediatek,mt8186-mtu3mediatek,mtu3  -� > ;macippc(�-/=/3//>$�sys_ckref_ckmcu_ckdma_ckxhci_ck�/ gB+��okayusb@11200000'mediatek,mt8186-xhcimediatek,mtk-xhci ;mac(�-/=/3//>$�sys_ckref_ckmcu_ckdma_ckxhci_ck�& h �okay (Smmc@11230000(mediatek,mt8186-mmcmediatek,mt8183-mmc #� �- //U/�sourcehclksource_cgcrypto�dq- ��okay�defaultstate_uhs�i 4j > �� H V h w � � � � � � �k �\mmc@11240000(mediatek,mt8186-mmcmediatek,mt8183-mmc $��-//V�sourcehclksource_cgq-�-o�okay�defaultstate_uhsstate_eint�l 4m �n �msdcsdio_wakeup Ze,W+ > ��   * 7 M Z � H �S �\ aobluetooth@2mediatek,mt7921s-bluetooth�default�p D,�usb@11281000#mediatek,mt8186-mtu3mediatek,mtu3 (-�(> ;macippc$�/B/?/7)/@$�sys_ckref_ckmcu_ckdma_ckxhci_ck�K qrB+��okayusb@11280000'mediatek,mt8186-xhcimediatek,mtk-xhci(;mac$�/B/?/7)/@$�sys_ckref_ckmcu_ckdma_ckxhci_ck�D h$�okay (st-phy@11c80000.mediatek,mt8186-tphymediatek,generic-tphy-v2+���okayusb-phy@0�)�ref l�qusb-phy@700 �)�ref l�rt-phy@11ca0000.mediatek,mt8186-tphymediatek,generic-tphy-v2+���okayusb-phy@0�)�ref l w�gefuse@11cb0000%mediatek,mt8186-efusemediatek,efuse�+lvts1-calib@1cc��^lvts2-calib@2f8��_calib@550PP�`gpu-speedbin@59c� ��usocinfo-data1@7a0�dsi-phy@11cc0000mediatek,mt8183-mipi-tx��)l l �mipi_tx0_pll�okay�}clock-controller@13000000mediatek,mt8186-mfgsysl�tgpu@13040000&mediatek,mt8186-maliarm,mali-bifrost@�t0� �jobmmugpuBB �core0core1��u �speed-bin�v)O�okay �0��syscon@14000000mediatek,mt8186-mmsyssysconl.�ww �w�1mutex@14001000mediatek,mt8186-disp-mutex�1�' �w ���Bsmi@14002000mediatek,mt8186-smi-common  �1111�apbsmigals0gals1B�xsmi@14003000mediatek,mt8186-smi-larb0�11�apbsmi � �xB�smi@14004000mediatek,mt8186-smi-larb@�11�apbsmi � �xB��ovl@140050002mediatek,mt8186-disp-ovlmediatek,mt8192-disp-ovlP�1�) �y �wPBovl@140060008mediatek,mt8186-disp-ovl-2lmediatek,mt8192-disp-ovl-2l`�1�* �y! �w`Brdma@140070004mediatek,mt8186-disp-rdmamediatek,mt8183-disp-rdmap�1�+ �y" �wpBcolor@140090006mediatek,mt8186-disp-colormediatek,mt8173-disp-color��1 �- �w�Bdpi@1400a000mediatek,mt8186-dpi��-;1 �pixelenginepllq-;�-j�5B �disabled�defaultsleep�z 4{portendpoint�|�Zccorr@1400b0006mediatek,mt8186-disp-ccorrmediatek,mt8192-disp-ccorr��1�. �w�Baal@1400c0002mediatek,mt8186-disp-aalmediatek,mt8183-disp-aal��1�0 �w�Bgamma@1400d0006mediatek,mt8186-disp-gammamediatek,mt8183-disp-gamma��1 �1 �w�Bpostmask@1400e000<mediatek,mt8186-disp-postmaskmediatek,mt8192-disp-postmask��1 �2 �w�Bdither@1400f0008mediatek,mt8186-disp-dithermediatek,mt8183-disp-dither��1�3 �w�Bdsi@14013000mediatek,mt8186-dsi0�11}�enginedigitalhs�7B�1 } �dphy�okayportendpoint�~�Liommu@14016000mediatek,mt8186-iommu-mm`�1�bclk�98 �������������B �yrdma@1401f0004mediatek,mt8186-disp-rdmamediatek,mt8183-disp-rdma��1�4 �y  �w�Bclock-controller@14020000mediatek,mt8186-wpesysl�7smi@14023000mediatek,mt8186-smi-larb0�77�apbsmi � �xB��clock-controller@15020000mediatek,mt8186-imgsys1l�4smi@1502e000mediatek,mt8186-smi-larb��44�apbsmi �  �xB��clock-controller@15820000mediatek,mt8186-imgsys2�l��smi@1582e000mediatek,mt8186-smi-larb���4��apbsmi �  �xB��video-decoder@16000000mediatek,mt8186-vcodec-dec�+�@�� �y� "�video-codec@16025000mediatek,mtk-vcodec-coreP�W` �y�y�y�y�y�y�y�y�y�y�y�y� �-)22-U%�vdec-selvdec-soc-vdecvdecvdec-topq-)�-UBsmi@1602e000mediatek,mt8186-smi-larb��22�apbsmi � �xB��clock-controller@1602f000mediatek,mt8186-vdecsys�l�2clock-controller@17000000mediatek,mt8186-vencsysl�6smi@17010000mediatek,mt8186-smi-larb�66�apbsmi � �xB ��video-encoder@170200006mediatek,mt8186-vcodec-encmediatek,mt8183-vcodec-enc ��H �y�y�y�y�y�y�y�y�y��6 �venc_selq-$�-UB  "�jpeg-encoder@17030000+mediatek,mt8186-jpgencmediatek,mtk-jpgenc���6�jpgenc �y�y�y�y�B clock-controller@1a000000mediatek,mt8186-camsysl�3smi@1a001000mediatek,mt8186-smi-larb�33�apbsmi �  �xB ��smi@1a002000mediatek,mt8186-smi-larb �33�apbsmi � �xB ��smi@1a00f000mediatek,mt8186-smi-larb��3��apbsmi � �xB ��smi@1a010000mediatek,mt8186-smi-larb�3��apbsmi � �xB ��clock-controller@1a04f000mediatek,mt8186-camsys_rawa�l��clock-controller@1a06f000mediatek,mt8186-camsys_rawb�l��clock-controller@1b000000mediatek,mt8186-mdpsysl��smi@1b002000mediatek,mt8186-smi-larb ����apbsmi � �xB��clock-controller@1c000000mediatek,mt8186-ipesysl�5smi@1c00f000mediatek,mt8186-smi-larb��55�apbsmi � �xB ��smi@1c10f000mediatek,mt8186-smi-larb��55�apbsmi � �xB ��thermal-zonescpu-little0-thermal /� =� S�tripstrip-alert0 cL o�Epassive��trip-alert1 cs o�Ehottrip-crit c�� o Ecriticalcooling-mapsmap0 z�H ������������������������������������������������cpu-little1-thermal /� =� S�tripstrip-alert0 cL o�Epassive��trip-alert1 cs o�Ehottrip-crit c�� o Ecriticalcooling-mapsmap0 z�H ������������������������������������������������cpu-little2-thermal /� =� S�tripstrip-alert0 cL o�Epassive��trip-alert1 cs o�Ehottrip-crit c�� o Ecriticalcooling-mapsmap0 z�H ������������������������������������������������cam-thermal /� =� S�tripstrip-alert0 cL o�Epassivetrip-alert1 cs o�Ehottrip-crit c�� o Ecriticalnna-thermal /� =� S�tripstrip-alert0 cL o�Epassivetrip-alert1 cs o�Ehottrip-crit c�� o Ecriticaladsp-thermal /� =� S�tripstrip-alert0 cL o�Epassivetrip-alert1 cs o�Ehottrip-crit c�� o Ecriticalgpu-thermal /� =� S�tripstrip-alert0 cL o�Epassive��trip-alert1 cs o�Ehottrip-crit c�� o Ecriticalcooling-mapsmap0 z� ���������cpu-big0-thermal /� =d S�tripstrip-alert0 cL o�Epassive��trip-alert1 cs o�Ehottrip-crit c�� o Ecriticalcooling-mapsmap0 z� ����������������cpu-big1-thermal /� =d S�tripstrip-alert0 cL o�Epassive��trip-alert1 cs o�Ehottrip-crit c�� o Ecriticalcooling-mapsmap0 z� ����������������chosen �serial0:115200n8memory@40000000�memory@backlight-lcd0pwm-backlight ��� �� 7,� �� �� �@�Obt-sco linux,bt-sco4dmic-codec dmic-codec4 � �2gpio-keys gpio-keys�default�� �disabledpen-insert-switch TPen Insert >, �  regulator-pp1800-dpbrdg-dxregulator-fixed�default�� >,'�pp1800_dpbrdg_dx . A\�Yregulator-pp3300-disp-xregulator-fixed�default�� >,��pp3300_disp_x . L A]�Nregulator-pp3300-ldo-z5regulator-fixed�pp3300_ldo_z5) L�2Z��2Z� A�regulator-pp3300-s3regulator-fixed �pp3300_s3) L A]�Sregulator-pp3300-z2regulator-fixed �pp3300_z2) L�2Z��2Z� A��]regulator-pp4200-z2regulator-fixed �pp4200_z2) L�@@�@@ A��9regulator-pp5000-z2regulator-fixed �pp5000_z2) L�LK@�LK@ A���regulator-ppvar-sysregulator-fixed �ppvar_sys) L��reserved-memory+�memory@61000000shared-dma-poola ^�Cmemory@60000000shared-dma-pool` ^�Dmemory@50000000shared-dma-poolP  ^�?sound,mediatek,mt8186-mt6366-rt1019-rt5682s-soundC�aud_clk_mosi_offaud_clk_mosi_onaud_clk_miso_offaud_clk_miso_onaud_dat_miso_offaud_dat_miso_onaud_dat_mosi_offaud_dat_mosi_onaud_gpio_i2s0_offaud_gpio_i2s0_onaud_gpio_i2s1_offaud_gpio_i2s1_onaud_gpio_i2s2_offaud_gpio_i2s2_onaud_gpio_i2s3_offaud_gpio_i2s3_onaud_gpio_pcm_offaud_gpio_pcm_onaud_gpio_dmic_sec�� 4� �� e� o� y� �� �� �� �� �� �� �� �� �� �� �� �����I.HeadphoneHPOLHeadphoneHPORIN1PHeadset MicSpeakersSpeakerHDMI1TXhs-playback-dai-link, �regulator-pp1000-edpbrdgregulator-fixed�pp1000_edpbrdg�default�� . L {, A]�Iregulator-pp1800-edpbrdg-dxregulator-fixed�pp1800_edpbrdg_dx�default�� . L {, A\�Jregulator-pp3300-edp-dxregulator-fixed�pp3300_edp_dx�default�� . L {, A]�K compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typeovl0ovl-2l0rdma0rdma1i2c0i2c1i2c2i2c3i2c5mmc0mmc1serial0clocksclock-namesoperating-points-v2proc-supplyphandleopp-sharedopp-hzopp-microvoltrequired-oppscpudevice_typeregenable-methodclock-frequencydynamic-power-coefficientcapacity-dmips-mhzcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cache#cooling-cellsmediatek,ccientry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unified#clock-cellsclock-divclock-multclock-output-namesopp-supported-hwinterruptsdma-ranges#interrupt-cells#redistributor-regionsinterrupt-controllermediatek,broken-save-restore-fwaffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-rangesgpio-line-namespinmuxinput-enablebias-pull-downinput-schmitt-enablebias-disableoutput-lowdrive-strengthoutput-highbias-pull-up#power-domain-cellsdomain-supplymediatek,infracfgmediatek,disable-extrstmediatek,reset-by-toprguinterrupts-extendedAvdd-supplymediatek,dmic-modevsys-ldo1-supplyvsys-ldo2-supplyvsys-ldo3-supplyvsys-vcore-supplyvsys-vdram1-supplyvsys-vgpu-supplyvsys-vmodem-supplyvsys-vpa-supplyvsys-vproc11-supplyvsys-vproc12-supplyvsys-vs1-supplyvsys-vs2-supplyvs1-ldo1-supplyvs2-ldo1-supplyvs2-ldo2-supplyvs2-ldo3-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-enable-ramp-delayregulator-allowed-modesregulator-always-onregulator-coupled-withregulator-coupled-max-spreadassigned-clocksassigned-clock-parentsstatus#mbox-cellspinctrl-namespinctrl-0firmware-namememory-regionmediatek,rpmsg-namembox-namesmboxespower-domainsspi-max-frequency#io-channel-cellsenable-gpiosreset-gpiosvdd10-supplyvdd18-supplyvdd33-supplyanalogix,lane0-swinganalogix,lane1-swingremote-endpointdata-lanespower-supplybacklighti2c-scl-internal-delay-nsgoodix,no-reset-during-suspendvcc-supplywakeup-sourcehid-descr-addr#sound-dai-cellsovdd-supplypwr18-supplylink-frequenciesAVDD-supplyDBVDD-supplyLDO1-IN-supplyMICVDD-supplyrealtek,jd-srcresetsnvmem-cellsnvmem-cell-names#thermal-sensor-cellsreset-names#pwm-cellsmediatek,pad-selectgoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countlabelpower-roledata-roletry-power-rolekeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymapfunction-row-physmapcs-gpiosmediatek,apmixedsysmediatek,topckgenphysmediatek,syscon-wakeupvbus-supplypinctrl-1bus-widthnon-removablecap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vsupports-cqeno-sdno-sdiocap-mmc-hw-reseths400-ds-delaymediatek,hs400-ds-dly3vmmc-supplyvqmmc-supplypinctrl-2interrupt-namescap-sd-highspeedsd-uhs-sdr104sd-uhs-sdr50keep-power-in-suspendcap-sdio-irqno-mmcmmc-pwrseq#phy-cellsmediatek,discthbitspower-domain-namesmali-supplymediatek,gce-client-regmediatek,gce-eventsmediatek,larb-idmediatek,smiiommusphy-namesmediatek,larbs#iommu-cellsmediatek,scppolling-delaypolling-delay-passivethermal-sensorstemperaturehysteresistripcooling-devicestdout-pathpwmsbrightness-levelsnum-interpolated-stepsdefault-brightness-levelnum-channelswakeup-delay-mswakeup-event-actionlinux,codelinux,input-typeenable-active-highvin-supplyregulator-boot-onno-mappinctrl-3pinctrl-4pinctrl-5pinctrl-6pinctrl-7pinctrl-8pinctrl-9pinctrl-10pinctrl-11pinctrl-12pinctrl-13pinctrl-14pinctrl-15pinctrl-16pinctrl-17pinctrl-18mediatek,adspmediatek,platformaudio-routinglink-namedai-formatmediatek,clk-providersound-daisdb-gpiosgpiopost-power-on-delay-ms